



SIEMENS EDA

# ODB++ Inside for Cadence® Allegro®

Release vNPI 2409  
September 2024

Unpublished work. © 2024 Siemens

This Documentation contains trade secrets or otherwise confidential information owned by Siemens Industry Software Inc. or its affiliates (collectively, "Siemens"), or its licensors. Access to and use of this Documentation is strictly limited as set forth in Customer's applicable agreement(s) with Siemens. This Documentation may not be copied, distributed, or otherwise disclosed by Customer without the express written permission of Siemens, and may not be used in any way not expressly authorized by Siemens.

This Documentation is for information and instruction purposes. Siemens reserves the right to make changes in specifications and other information contained in this Documentation without prior notice, and the reader should, in all cases, consult Siemens to determine whether any changes have been made.

No representation or other affirmation of fact contained in this Documentation shall be deemed to be a warranty or give rise to any liability of Siemens whatsoever.

If you have a signed license agreement with Siemens for the product with which this Documentation will be used, your use of this Documentation is subject to the scope of license and the software protection and security provisions of that agreement. If you do not have such a signed license agreement, your use is subject to the Siemens Universal Customer Agreement, which may be viewed at <https://www.sw.siemens.com/en-US/sw-terms/base/uca/>, as supplemented by the product specific terms which may be viewed at <https://www.sw.siemens.com/en-US/sw-terms/supplements/>.

SIEMENS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS DOCUMENTATION INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. SIEMENS SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL OR PUNITIVE DAMAGES, LOST DATA OR PROFITS, EVEN IF SUCH DAMAGES WERE FORESEEABLE, ARISING OUT OF OR RELATED TO THIS DOCUMENTATION OR THE INFORMATION CONTAINED IN IT, EVEN IF SIEMENS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TRADEMARKS: The trademarks, logos, and service marks (collectively, "Marks") used herein are the property of Siemens or other parties. No one is permitted to use these Marks without the prior written consent of Siemens or the owner of the Marks, as applicable. The use herein of third party Marks is not an attempt to indicate Siemens as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A list of Siemens' Marks may be viewed at: [www.plm.automation.siemens.com/global/en/legal/trademarks.html](http://www.plm.automation.siemens.com/global/en/legal/trademarks.html). The registered trademark Linux® is used pursuant to a sublicense from LMI, the exclusive licensee of Linus Torvalds, owner of the mark on a world-wide basis.

### **About Siemens Digital Industries Software**

Siemens Digital Industries Software is a global leader in the growing field of product lifecycle management (PLM), manufacturing operations management (MOM), and electronic design automation (EDA) software, hardware, and services. Siemens works with more than 100,000 customers, leading the digitalization of their planning and manufacturing processes. At Siemens Digital Industries Software, we blur the boundaries between industry domains by integrating the virtual and physical, hardware and software, design and manufacturing worlds. With the rapid pace of innovation, digitalization is no longer tomorrow's idea. We take what the future promises tomorrow and make it real for our customers today. Where today meets tomorrow. Our culture encourages creativity, welcomes fresh thinking and focuses on growth, so our people, our business, and our customers can achieve their full potential.

Support Center: [support.sw.siemens.com](http://support.sw.siemens.com)

Send Feedback on Documentation: [support.sw.siemens.com/doc\\_feedback\\_form](http://support.sw.siemens.com/doc_feedback_form)

# Table of Contents

---

## Chapter 1

|  |          |
|--|----------|
| <b>ODB++Design Export.....</b>                       | <b>5</b> |
| Translating a Design to ODB++Design Format.....      | 5        |
| Saving the Configuration.....                        | 7        |
| Editing the Matrix File.....                         | 9        |
| ODB++ Inside Wizard Pages.....                       | 11       |
| Specifying File Options and Output Options Page..... | 12       |
| Specifying Partial Export Parameters Page.....       | 15       |
| Specifying Additional Parameters Pages.....          | 17       |

## Chapter 2

|   |           |
|---|-----------|
| <b>System Administrator Notes.....</b>                    | <b>27</b> |
| Running the Translator from Design Workbench.....         | 27        |
| ODB++Design Entity Naming Rules.....                      | 27        |
| ODB++ Inside Environment Variables.....                   | 29        |
| Configuration Parameters.....                             | 30        |
| Command Line Parameters.....                              | 35        |
| Thermal Model Configuration.....                          | 41        |
| Structure of the Thermal Model File.....                  | 41        |
| Thermal Model Examples.....                               | 44        |
| Generated Extract Files.....                              | 46        |
| Information Acquired from Cadence Allegro Data.....       | 54        |
| Importing Allegro Geometry Properties.....                | 54        |
| Importing Allegro Component Properties.....               | 56        |
| Deriving Component Outline From Specific Subclasses.....  | 58        |
| Cadence Allegro DFA Table.....                            | 59        |
| Supported Features.....                                   | 62        |
| Class and Subclass Source Information.....                | 62        |
| Backdrill Depth, Stub Length, and Must Not Cut Layer..... | 63        |
| Component Placement Logic.....                            | 63        |
| Mask Layers Associated With Inner Copper Layers.....      | 65        |
| Padstack Types and Usage.....                             | 66        |
| Test Point Shapes.....                                    | 67        |
| Intentional Shorts.....                                   | 67        |
| Components Excluded From BOM.....                         | 67        |
| DFA Boundaries.....                                       | 67        |
| Partial ODB++ Design Output.....                          | 67        |
| Flex Subtypes.....  | 68        |
| Boundary Elements.....                                    | 68        |
| Backdrill Size.....                                       | 68        |
| Dielectric Layer Subtypes.....                            | 68        |
| Bend Areas.....   | 68        |
| Skipping Extraction of Net Impedance Average.....         | 69        |
| Package Height Properties.....                            | 69        |

---

|   |    |
|---|----|
| CLASS_CONSTRAINT_REGION.....            | 74 |
| Translating Back-Drill Information..... | 74 |
| Mirrored Padstacks.....                 | 75 |
| COMPONENT KEEPOUT Class.....            | 75 |

# Chapter 1

## ODB++Design Export

---

ODB++Design format can capture all CAD or EDA assembly and PCB fabrication information in a single, unified file structure. ODB++ Inside is installed as part of Cadence Allegro to allow you to export a design to ODB++Design and to view the resulting ODB++ product model.

ODB++ Inside for Cadence Allegro contains the following components:

- **BRD2ODB translator** — Converts *.out* files, generated by Cadence Allegro, to ODB++Design version 8 or ODB++ version 7. The name of the Cadence Allegro design is contained in the names of the *.out* files. See [“Generated Extract Files”](#) on page 46.
  - If you are running the translator from within Cadence Allegro, you can specify a *.brd* file as the input path.
  - If you are running ODB++ Inside stand-alone, you must specify a directory containing the *.out* files that have been extracted from Cadence Allegro.
- **ODB++ Viewer** — Displays the resulting ODB++Design information, graphically. See *ODB++ Viewer User Guide*.

When Allegro is to be launched from the Allegro Design Workbench, environment variable `PCBDW_USER_PATH` must be set when ODB++ Inside is installed, as described in [“Running the Translator from Design Workbench”](#) on page 27.

The translator supports files from version 11 through 17.2 of these Cadence Allegro products:

- *.brd* file — From Cadence Allegro PCB Designer
- *.mcm* file — From Cadence Allegro Package Designer (APD)
- *.sip* file — From Cadence SIP

The translator does not include the option to save as the earlier ODB++ Version 6. This functionality was removed so that there is no confusion over what should be sent to manufacturing. Manufacturers must use a software version capable of reading ODB++ Version 7 or ODB++Design Version 8 format. Mentor Graphics Frontline applications such as Genesis work with a variation of the ODB++Design format, but they can import and use the ODB++ Version 7 and the ODB++Design Version 8 format.

[Translating a Design to ODB++Design Format](#)

[Saving the Configuration](#)

[Editing the Matrix File](#)

[ODB++ Inside Wizard Pages](#)

## Translating a Design to ODB++Design Format

You use the ODB++ Inside for Cadence Allegro translator to specify parameters and to run the translation, to export a Cadence Allegro design to an ODB++ product model.

## Prerequisites

- Environment variables have been set. See [“ODB++ Inside Environment Variables”](#) on page 29.
- Configuration parameters have been set. See [“Configuration Parameters”](#) on page 30.
- Thermal models have been configured. See [“Thermal Model Configuration”](#) on page 41.

## Procedure

1. Launch ODB++ Inside from within Cadence Allegro or stand-alone:

- From within Cadence Allegro, choose **File > Export > ODB++ Inside** or click .



- Use a line mode command to activate the stand-alone translator:

- Windows:

```
"%ALLEGRO_BRD2ODB%/brd2odb.exe" -gui
```

- UNIX:

```
$ALLEGRO_BRD2ODB/brd2odb -gui
```

See [“Command Line Parameters”](#) on page 35.

2. Specify the information described in [“Specifying File Options and Output Options Page”](#) on page 12.



**Restriction:**

Non-ASCII characters in the pathname are not supported.

---

- If you are running ODB++ Inside from within Cadence Allegro, you can specify a *.brd* file as the input path.
  - If you are running ODB++ Inside stand-alone, you must specify a directory containing the *.out* files that have been extracted from Cadence Allegro. See [“Generated Extract Files”](#) on page 46.
3. If you have selected Export Option = Partial, specify the partial export parameters as described in [“Specifying Partial Export Parameters Page”](#) on page 15.
4. If you have selected Show more options = Yes, specify the information as described in [“Specifying Additional Parameters Pages”](#) on page 17.


5. Click **Next** on the last page of parameters to perform the translation.

6. If you want to restart the wizard and re-enter the options, click **Setting > Reset Wizard**.

## Results

The product model is written in ODB++Design format to the specified location.

If you have selected Open ODB++ viewer = Yes, the ODB++ Inside wizard pauses and prompts you to verify the creation of the job. Click **Close** to exit the application:



ODB++ Viewer opens, displaying the product model as described in *ODB++ Viewer User Guide*.

## Saving the Configuration

If you will be using the same configuration parameters for several translations, you can save the configuration to a file.

You can save the configuration to the standard user location, to the standard system location, or to another location. The user-level configuration, if it exists, is loaded when ODB++ Inside starts. Otherwise, the system-level configuration is used to supply default values for the wizard.


## Prerequisites

Run the ODB++ Inside wizard as described in [“Translating a Design to ODB++Design Format”](#) on page 5.

## Procedure

1. Choose **Setting > Save Config**.

The Save wizard configuration file dialog box opens.



2. Specify the parameter values:

| Parameter     | Description   |
|---------------|---|
| Look in:      | <p>The directory in which to save the configuration file. This can be the standard user location or the standard system location, or another location.</p> <ul style="list-style-type: none"> <li>To store files at the user location, click the <b>User</b> button. The user location is displayed in this field.</li> </ul> <p>If there is a file saved at the user location, it is loaded when ODB++ Inside opens.</p> <ul style="list-style-type: none"> <li>To store the file at the system location, click the <b>System</b> button. The system location is displayed in this field.</li> </ul> <p>This configuration is loaded when ODB++ Inside opens, if there is no configuration file in the user location.</p> <ul style="list-style-type: none"> <li>You can save the configuration file in another location. To use the parameter settings, copy the file to the standard name, in either the user location or the system location, before opening ODB++ Inside.</li> </ul> |
| File name     | <p>The file name to which to save the configuration.</p> <p>If you are storing the file at the user location or at the system location, and you want the wizard to load the default values from this file on startup, save the configuration to the standard file name: <i>brd2odb.config.xml</i>.</p> <p>If you are storing the configuration at a different location, to a file that will be copied to the user location or the system location as needed, you can specify any file name.</p>   |
| Files of type | <p>If you are storing the file at the user location or at the system location, leave the default file type.</p>   |



## Editing the Matrix File

If necessary, you can edit the information about the layers that were extracted from the Cadence Allegro design. For each layer you can edit the context, type, polarity, and side.

The options of the matrix file editor are equivalent to the options on the Artwork Control Form dialog box of Cadence Allegro.


Layers are translated according to the data taken from the files *layers\_<product\_model>.out* and *films\_<product\_model>.out*. It is not unusual to find data for copper layers mixed with document layers.

The translator designates the top and bottom layers according to the pairs of class | sub-class ETCH|<layer\_name>. If several layers contain these pairs, the first one found is used. To avoid the mixing and duplication of layer data, it is necessary to edit the matrix file before translation.

The first time a design is translated, it does not usually contain a matrix file.

### Procedure

1. Use the drop-down lists in the Cadence Matrix File Editor window to edit parameters so that each layer is correctly defined.



- If you change a top or bottom layer to a document layer, its name is changed to what it was originally.
- If you change a document layer to a signal layer, its name is assigned according to the ETCH sub-class found in it.

Make sure that changes to layers remain synchronized. For example, signal must be assigned side = top or bottom and power and ground layers must be side = inner. They cannot be of context misc. Document layers must be assigned side = auto and polarity = pos. Unsynchronized data causes incorrect translation.

2. Set options for thermal relief, unconnected pads, and shape fill for each layer.

| Option                      | Description   |
|-----------------------------|---|
| Full contact thermal-relief | <p>Controls the creation of thermal symbols on a specific layer.</p> <ul style="list-style-type: none"> <li>• selected — Suppresses the creation of thermal symbols.</li> <li>• cleared — Creates thermal symbols, if they are defined, in this way:                             <ul style="list-style-type: none"> <li>◦ If there are <i>&lt;thermal symbol name&gt;.outdra</i> files, thermal symbols are added as defined in these files.</li> <li>◦ If there are no <i>outdra</i> files, and Use thermal model file = Use file was specified in the wizard, the thermal model specified in Set filename of thermal model is searched. If there are thermal symbols defined there, they are added.</li> </ul> </li> </ul> <p>The file <i>valor_ex.il</i> creates ASCII files named <i>&lt;thermal symbol name&gt;.outdra</i> if there are DRA files with the design. These files are used to create thermal symbols. Each file defines one thermal symbol. Only the thermals for which there are <i>outdra</i> files are replaced.</p> |
| Suppress unconnected pads   | <p>Controls whether unconnected pads are suppressed for the selected layer.</p>   |
| Suppress shape fill         | <p>Controls the creation of the laminate area for the selected layer during translation.</p> <ul style="list-style-type: none"> <li>• selected — Creation of the laminate area is suppressed. The design must have filled areas replaced with separation lines in Power &amp; Ground layers.</li> <li>• cleared — By default, text on P&amp;G layers is translated with negative polarity. This reads product models in the same way the -s switch is used in the Allegro Artwork command. The laminate area is created for all negative layers by creating a single surface consisting of the board outline (filled) with all split plane areas subtracted from it. Creation of the laminate area in ODB++ is equivalent to the "shapefill" algorithm in Allegro (the -s switch is used to suppress the shapefill algorithm).</li> </ul>   |

3. Choose **File > Save** to save the corrections. You can specify the edited matrix file in Matrix file so that the translation creates layers according to the file.

## ODB++ Inside Wizard Pages

---

The ODB++ Inside wizard comprises a set of pages that lead you through the translation stages: setting the file options and output options, configuring partial output, setting additional translation parameters, and running the translation.

The pages are listed in order of execution of the wizard stages:

- [Specifying File Options and Output Options Page](#)
- [Specifying Partial Export Parameters Page](#)
- [Specifying Additional Parameters Pages](#)

## Specifying File Options and Output Options Page

You access this page while performing Step 2 of the procedure “Translating a Design to ODB++Design Format”.

You must provide input and output paths and output options needed by the translator, and select actions to be performed by the translator.

### Objects

Table 1. File Options




| Object                    | Description  |
|---------------------------|--|
| Input path                | <p>The input path of the Allegro design.</p> <p>Click  to browse to a file or a directory.</p> <p>If you are running ODB++ Inside from within Cadence Allegro, you can specify a <i>.brd</i> file as the input path. If you are running ODB++ Inside stand-alone, you must specify a directory containing <i>.out</i> files that have been extracted from Cadence Allegro.</p> <p>See “<a href="#">Generated Extract Files</a>” on page 46.</p> |
| Output path               | <p>The path for the ODB++Design output.</p> <p>Click  to browse to a file or a directory.</p>   |
| Output product model name | The name of the ODB++Design product model to be created.   |


Table 2. Translator Actions

| Field             | Description   |
|-------------------|---|
| Create Archive    | <p>Controls the format of the ODB++Design output.</p> <ul style="list-style-type: none"> <li>• <b>Uncompressed</b> (default)</li> <li>• <b>Tar</b> — Compresses the ODB++Design folders into a tared file.</li> <li>• <b>Tar gzip (.tgz)</b> — Compresses the ODB++Design folders into a tared and zipped <i>tgz</i> file.</li> </ul> |
| Keep Net names    | Controls whether net names are renamed numerically or are kept as their original names.   |
| Remove EDA Data   | Removes component/package data.   |
| Open ODB++ Viewer | <p>Opens the ODB++ Viewer application to display the imported design, when the translation completes. The ODB++ Inside wizard remains open, but is paused.</p> <p>The wizard displays the message Verify the creation of the job. Click <b>Close</b> to exit the application.</p>   |

**Table 2. Translator Actions (continued)**

| Field         | Description  |
|---------------|--|
|               | <div data-bbox="712 327 1117 611" style="text-align: center;">  </div> <p>The ODB++ Viewer opens, displaying the resulting ODB++Design data.</p> <p>To close ODB++ Viewer and the ODB++ Inside wizard, perform one of these tasks:</p> <ul style="list-style-type: none"> <li>• Choose <b>File &gt; Exit</b> to close the ODB++ Viewer.</li> <li>• In the Wizard Paused message box, click <b>Close</b>.</li> </ul> <p>If your examination of the ODB++Design data indicates that you need to change import parameters, you can click <b>Setting &gt; Reset Wizard</b> in the ODB++ Inside wizard to restart the wizard. If you have saved your configuration, you only need to enter the parameters that need to be changed.</p> <p>See <i>ODB++ Viewer User Guide</i>.</p>   |
| Export Option | <p>Controls how much data is exported to ODB++Design:</p> <ul style="list-style-type: none"> <li>• <b>Full</b> — All information in the design Export Fabrication.</li> <li>• <b>Partial</b> — You can select which data is exported. See <a href="#">“Specifying Partial Export Parameters Page”</a> on page 15.</li> <li>• <b>FAB</b> — Exports layers and data options for fabrication: <ul style="list-style-type: none"> <li>• Physical nets - output for net points</li> <li>• Outer copper layers</li> <li>• Silk Screen layers</li> <li>• Solder Paste layers</li> <li>• Solder Mask layers</li> <li>• Drill / Rout layers</li> <li>• Document layers</li> <li>• Inner layers</li> </ul> </li> <li>• <b>ASSY</b> — Exports layers and data options for assembly: <ul style="list-style-type: none"> <li>• Components/Packages &amp; Logical nets - components + logical nets (net nodes/net attributes/net properties)</li> <li>• Physical nets - output for net points</li> <li>• Outer copper layers</li> <li>• Silk Screen layers</li> <li>• Solder Paste layers</li> </ul> </li> </ul> |


**Table 2. Translator Actions (continued)**


| Field   | Description  |
|---|--|
|   | <ul style="list-style-type: none"> <li>• Solder Mask layers</li> <li>• Drill / Rout layers</li> <li>• Document layers</li> </ul>   |
| ODB++Design version to export job   | One of these ODB++Design versions: <ul style="list-style-type: none"> <li>• ODB++Design Version 8</li> <li>• ODB++ Version 7</li> </ul>  |
| Show more options   | Activates the options for setting additional parameters as described in <a href="#">Table 3</a> through <a href="#">Table 6</a> .  |
| Next<br> | Does one of the following: <ul style="list-style-type: none"> <li>• If you selected Export Option = <b>Partial</b>, displays <a href="#">Specifying Partial Export Parameters Page</a>.</li> <li>• If you selected Export Option <b>≠ Partial</b> AND Show more options = <b>Yes</b>, displays <a href="#">Specifying Additional Parameters Pages</a>.</li> <li>• If you selected Export Option <b>≠ Partial</b> AND Show more options = <b>No</b>, runs the translation.</li> </ul> |

## Specifying Partial Export Parameters Page

You access this page while performing Step 3 of the procedure “Translating a Design to ODB++ Format”.  
You can specify which information should be extracted from the design.

### Objects

| Object  | Description   |
|---|---|
| Outer layers  | Yes / No<br>Controls whether to include the outer layers in the ODB++ product model.                              |
| Inner layers  | Yes / No<br>Controls whether to include the inner layers in the ODB++ product model                               |
| Silk Screen layers  | Yes / No<br>Controls whether to include the silk screen layers in the ODB++ product model.                        |
| Solder Paste layers   | Yes / No<br>Controls whether to include the solder paste layers in the ODB++ product model.                       |
| Solder Mask layers  | Yes / No<br>Controls whether to include the solder mask layers in the ODB++ product model.                        |
| Drill/Rout layers   | Yes / No<br>Controls whether to include the drill/rout layers in the ODB++ product model.                         |
| Document layers   | Yes / No<br>Controls whether to include the document layers in the ODB++ product model.                           |
| Physical nets   | Yes / No<br>Controls whether to include the net names in the ODB++ product model.                                 |
| Miscellaneous layers  | Yes / No<br>Controls whether to include the miscellaneous layers in the ODB++ product model.                      |
| Remove component details  | Yes / No<br>Controls whether to exclude attributes and properties of the components from the ODB++ product model. |
| Back<br> | Displays the <a href="#">Specifying File Options and Output Options Page</a> .                                    |
| Next  | Does one of the following:  |

| Object  | Description   |
|---|---|
|  ▶▶ Next | <ul style="list-style-type: none"><li>• If you selected Show more options = <b>Yes</b>, displays the <a href="#">Specifying Additional Parameters Pages</a>.</li><li>• If you selected Show more options = <b>No</b>, runs the translation.</li></ul> |



# Specifying Additional Parameters Pages

You access these pages while performing Step 4 of the procedure “Translating a Design to ODB++ Format.”

You can specify additional and configuration parameters.

## Objects

**Table 3. Specifying Additional Parameters - Page 1**

| Object                         | Description  |
|--------------------------------|--|
| Outline size (inches)          | <p>When creating negative plane layers, the size of the frame is the value of this parameter. For accurate translation this value should match the -o option in the Cadence Allegro artwork program. If these two parameters differ, the frame will be created according to the value in Outline size. The value is in inches.</p> <p>The field allows a precision of up to four digits. For example, 0.4321.</p>  |
| Symbol tolerance (mils)        | <p>The system compares shapes that are input, with symbols previously input in the same session, and with standard and semi-standard system symbols.</p> <ul style="list-style-type: none"> <li>• 0 — only if the input shape exactly matches a system symbol, is the system symbol used. If it does not match, the input shape is used “as is” without change.</li> <li>• positive value — the input shape is compared to system symbols within the tolerance specified. If it can be matched, the system symbol is used.</li> </ul> <p>Use this parameter as appropriate for the type of file you expect to input. The lower the tolerance the more critical the system is in judging that shapes are equivalent. The value is specified in mils.</p> <p>The field allows a precision of up to four digits. For example, 0.2134.</p>   |
| Create Rout From Artwork Layer | <p>Controls how the rout is created:</p> <ul style="list-style-type: none"> <li>• If the field contains the name of a valid layer, as specified in the Allegro artwork, the features in that layer are used to create an ODB++ rout layer with the original name.</li> <li>• If this field is empty, or contains the name of a non-existing layer, the translation creates a rout layer named “profile” by merging the features from the following Allegro artwork CLASS/SUBCLASS in the <i>geoms_&lt;pm&gt;.out</i> file: <ul style="list-style-type: none"> <li>• If DESIGN_OUTLINE data exists (Allegro 17.2 or later):<br/>"BOARD GEOMETRY:DESIGN_OUTLINE"&amp;"BOARD GEOMETRY:CUTOUT"</li> <li>• If DESIGN_OUTLINE data does not exist (older versions):<br/>"BOARD GEOMETRY:OUTLINE"&amp;"BOARD GEOMETRY:CUTOUT"</li> </ul> </li> </ul> <p>Related line mode command switch is -ral. See <a href="#">“Command Line Parameters”</a> on page 35.</p> |
| Component Outline              | Controls how the component outline is created.   |



**Table 3. Specifying Additional Parameters - Page 1 (continued)**

| Object                                  | Description  |
|---|--|
|   | <ul style="list-style-type: none"> <li>• <b>Placebound</b> — (Recommended) When place bound shapes are available (PART GEOMETRY sub-classes PLACE_BOUND_TOP and PLACE_BOUND_BOTTOM) they are used for the component outline. Otherwise, the limits of the assembly features are used.</li> <li>• <b>Assembly</b> — The limits of the assembly features are used. A heuristic algorithm attempts to determine the actual component outline from the collection of data on the sub-classes ASSEMBLY_TOP and ASSEMBLY_BOTTOM of the package geometry. This may result in an unexpected component outline if the data defining it is not complete in terms of ODB++, that is, a well defined closed polygon.</li> <li>• <b>DFA</b> — If DFA boundaries data exists, the component outline is taken from the PART GEOMETRY sub-classes DFA_BOUND_TOP and DFA_BOUND_BOTTOM. Otherwise, pin bounding boxes are used.</li> <li>• <b>User Defined</b> — The component outline is taken from the sub-classes entered into User Defined Top and User Defined Bottom.</li> </ul>   |
| User Defined Top<br>User Defined Bottom | <p>Available only when Component Outline = User Defined.</p> <p>Specify the top and bottom subclasses from which the component outline is taken.</p> <p>These fields must be set with the values specified in the component subclasses file. See <a href="#">“Deriving Component Outline From Specific Subclasses”</a> on page 58.</p>   |
| Padflash                                | <p>Allegro pad definitions can have padflash codes that override the pad size information for the padstack. This information is extracted into the twelfth field of the pad extract file (<i>pads_&lt;brd name&gt;.out</i>).</p> <p>For instance, on fiducials, a designer defines a padstack called FID120RD40RD that appears in Allegro as a 120 mil diameter pad with a 120 mil diameter solder mask. It also has a padflash definition of RD40.</p> <ul style="list-style-type: none"> <li>• <b>Ignore</b> — (default) The Padflash field is ignored and instead, the pad size is used. In the example, the example padstack would be constructed of 120 mil diameter pads during EDA translation.</li> <li>• <b>Substitute (Ignore missing)</b> — (recommended) Sets the Padflash definition using the following method: <ul style="list-style-type: none"> <li>• If the Padflash code exists and the <i>thermal_models</i> file using Cadence Allegro padflashes exists, the name in the PADFLASH field is used in conjunction with the thermal models file to determine what is placed at the location. In the example, the PADFLASH name RD40 would determine the actual fiducial on the copper layer based on the current thermal model.</li> <li>• In other cases, the configuration parameters <i>eda_cadence_read_dra</i> and <i>eda_cadence_therm_err</i> control the translator behavior: <p><b>eda_cadence_read_dra = yes</b> — The file <i>&lt;thermal symbol name&gt;.outdra</i> is read (if exists) during translation, providing the PADFLASH symbol definition.</p> <p><b>eda_cadence_read_dra = no</b> — The file <i>&lt;thermal symbol name&gt;.outdra</i> is ignored.</p> </li> </ul> </li> </ul> |


Table 3. Specifying Additional Parameters - Page 1 (continued)

| Object                       | Description  |
|------------------------------|--|
|                              | <p><b>eda_cadence_therm_err = no</b> — If the Padflash does not exist in the <i>thermal_models</i> file or as an <i>outdra</i> file, the original pad size is used.</p> <p><b>eda_cadence_therm_err = yes</b> — If the Padflash does not exist in the <i>thermal_models</i> file or as <i>outdra</i> file, the translation fails with a message listing the padstack name.</p>   |
| Round Corners                | <p>Indicates whether corners should be rounded.</p> <ul style="list-style-type: none"> <li>• <b>No</b> — (default) process precise (square) corners.</li> <li>• <b>Yes</b> — round corners of polygons (contours).</li> </ul>  |
| Translate Symbols            | <p>Indicates whether symbols should be translated as components.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — (default) symbols are translated as components. If there are multiple shapes, each will be translated as a separate component.</li> <li>• <b>No</b> — symbols are not translated.</li> </ul>  |
| Skip Refdes With Asterisk    | <p>Controls whether components with names containing an asterisk (*) should be translated.</p> <ul style="list-style-type: none"> <li>• <b>No</b> — All components are translated. (default)</li> <li>• <b>Yes</b> — Components with names containing an asterisk are not translated.</li> <li>• <b>Part</b> — The translation excludes components whose RefDes contains an asterisk (*) but includes their pad and drill features.</li> </ul>   |
| Use Panel Outline as profile | <p>Controls which data with CLASS = BOARD GEOMETRY in the <i>geoms_&lt;pm&gt;.out</i> file is used to define the step profile:</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — Step profile is taken from one of the following subclasses, in this order of priority: <ul style="list-style-type: none"> <li>a. PANEL_OUTLINE</li> <li>b. DESIGN_OUTLINE</li> <li>c. OUTLINE</li> </ul> </li> <li>• <b>No</b> — Step profile is taken from one of the following subclasses, in this order: <ul style="list-style-type: none"> <li>a. DESIGN_OUTLINE</li> <li>b. OUTLINE</li> <li>c. PANEL_OUTLINE</li> </ul> </li> </ul> <p>Related line mode command switch is -up. See <a href="#">“Command Line Parameters”</a> on page 35.</p> |
| Remove Redundant Dielectric  | <p>Controls whether successive dielectric layers are combined:</p> <ul style="list-style-type: none"> <li>• <b>No</b> — (default) Combines successive dielectric layers.</li> <li>• <b>Yes</b> — Does not combine successive dielectric layers, which may result in the wrong calculation of back drill spans.</li> </ul>  |





**Table 3. Specifying Additional Parameters - Page 1 (continued)**

| Object  | Description   |
|---|---|
|   | Related line mode command switch is -rrd. See <a href="#">“Command Line Parameters”</a> on page 35.   |
| Suppress Unconnected Pads   | <p>Controls whether unconnected pads are included in the translated design if the Allegro design contains the following:</p> <ul style="list-style-type: none"> <li>• In the films file, SUPPRESS_UNCONNECTED_PADS = Yes.</li> <li>• In the pads extract file, FIXFLAG = o (optional). If FIXFLAG = f (fixed), it can be ignored by selecting Ignore FIXFLAG.</li> </ul> <p>This sets configuration parameter eda_cadence_suppress.</p> <p>Pads on negative layers and pads associated with embedded components are never suppressed.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — Unconnected pads are not translated. This option activates the advanced suppressing options listed in <a href="#">Table 4</a>.</li> <li>• <b>No</b> (default) — Unconnected pads are translated.</li> </ul> <p>Related line mode command switches are -iff, -bb, -fi, and -ups. See <a href="#">“Command Line Parameters”</a> on page 35.</p> |
| Suppress r0 Features  | Controls whether to suppress the creation of r0 lines and arcs on copper and solder layers.   |
| Import Areas-Constraint region  | <p>When set to Yes, triggers the generation of a single ODB++ product model layer by the name of “fab_drc.” The layer is generated based on the Allegro layer group called Constraint region.</p> <p>Related line mode command switch is -rr. See <a href="#">“Command Line Parameters”</a> on page 35.</p>   |
| Back<br> | <p>Does one of the following:</p> <ul style="list-style-type: none"> <li>• If you selected Export Option = <b>Partial</b>, displays the <a href="#">Specifying Partial Export Parameters Page</a>.</li> <li>• If you selected Export Option <b>≠ Partial</b>, displays the <a href="#">Specifying File Options and Output Options Page</a>.</li> </ul>  |
| Next<br> | Displays Page 2 of Specifying Additional Parameters. See <a href="#">Table 5</a> .  |

**Table 4. Specifying Additional Parameters - Suppress Unconnected Pads**

| Object         | Description  |
|----------------|--|
|                | Prerequisite: Suppress Unconnected Pads = Yes (See <a href="#">Table 3</a> )   |
|                | <p> <b>Note:</b><br/>The following options are available to control which pads are suppressed, unless you are using options in Cadence Allegro V16.2 to control how to treat unconnected pads, and you access the translator from within Allegro.</p> |
| Ignore FIXFLAG | Ignores the setting of FIXFLAG in the pads extract file.   |



**Table 4. Specifying Additional Parameters - Suppress Unconnected Pads (continued)**

| Object                                   | Description   |
|--|---|
| <p>Don't suppress pads on top/bottom</p> | <p>Controls whether unconnected pads at the top and bottom of a drill are suppressed. Available only if Suppress Unconnected Pads = Yes.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — Unconnected pads at the top and bottom of a drill are not suppressed. (All unconnected pads other than those on the top and bottom of a drill are suppressed)</li> </ul>  <ul style="list-style-type: none"> <li>• <b>No (default)</b> — Unconnected pads at the top and bottom of a drill are suppressed. (All unconnected pads other than those on the top and bottom layers of a board are suppressed.)</li> </ul>    |
| <p>Fully isolated pads</p>               | <p>Controls which pads are considered to be unconnected. Available only if Suppress Unconnected Pads = Yes.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — Only single pads, touching no other feature on the layer, are considered to be unconnected.</li> </ul>  <p>Fully isolated</p> <ul style="list-style-type: none"> <li>• <b>No</b> — (default) All of these pads are considered to be unconnected: <ul style="list-style-type: none"> <li>• A single totally isolated pad.</li> <li>• Two pads touching or intersecting.</li> <li>• A pad transversed not through its center by a trace that does not cross the center of the drill and the center of the pin (if exists).</li> <li>• A pad touching a surface where its center is not inside the surface.</li> </ul> </li> </ul>  |

**Table 5. Specifying Additional Parameters - Page 2**

| Object                    | Description  |
|---------------------------|--|
| Delete Extracted Files    | Controls whether temporary extract files created during translation are deleted.   |
| Import Keepin/out regions | <p>When set to Yes, triggers the generation of multiple DRC layers beginning with the prefix “drc_”.</p> <ul style="list-style-type: none"> <li>• Allegro layers Route keepout, Route keepin and Via keepout are used to generate an ODB++ layer called drc_route.</li> <li>• Allegro layers Package keepout, Package keepin, Component keepout and Component keepin are used to create drc_comp_top and drc_comp_bottom.</li> <li>• Allegro layers No_Probe_Top and No_Probe_Bottom are used to create drc_tp_top and drc_tp_bottom.</li> </ul>   |
| Read SQA Data             | <p>Controls whether Signal Quality Analysis data should be read.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — SQA data is read and a signal quality layer is created.</li> <li>• <b>No</b> — A signal quality data layer is not created and the tech file is not read. The translation takes less time.</li> </ul>  |
| Read \$NONE\$ net         | <p>Controls whether to assign features with no net to the \$NONE\$ net.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — Assign features with no net to the \$NONE\$ net (default).</li> <li>• <b>No</b> — Do not assign features with no net to the \$NONE\$ net.</li> </ul>   |
| Matrix file               | <p>To indicate the matrix file to use, perform one of these actions:</p> <ul style="list-style-type: none"> <li>• To use the matrix file generated from the product model, leave this field empty.</li> <li>• To use an existing matrix file, type the full path to the file.</li> <li>• To edit the matrix generated from the product model, and use the edited matrix file, perform these actions: <ul style="list-style-type: none"> <li>• Click <b>Open Matrix file Editor</b> to open the Cadence Matrix File Editor. Edit the file and save it. See <a href="#">“Editing the Matrix File”</a> on page 9.</li> <li>• Type the full path to the matrix file in the Matrix file field.</li> </ul> </li> </ul>   |
| AIF File                  | <p>HDI net information can be translated, and can be used to perform HDI net validation.</p> <p>By default, an AIF file residing in the same folder as the <i>out</i> files is used during translation. If your AIF file is located in a different folder, specify the location in the AIF File box.</p> <p>This location is used for subsequent translations even if there is an AIF file in the same folder as the <i>out</i> files, so be sure and change this location for subsequent translations if necessary.</p> <p>Make sure that you are using the current Skill script. Before opening Cadence Allegro to export information, copy the current script to the Cadence directory from this location: <code>&lt;installation folder&gt;\all\eda\cadence\set_allegro</code></p> |
| Back                      | Displays Page 1 of Specifying Additional Parameters. See <a href="#">Table 3</a> .   |


**Table 5. Specifying Additional Parameters - Page 2 (continued)**

| Object  | Description  |
|---|--|
|          |  |
| Next<br> | Displays the Specifying Configuration Parameters Page. See <a href="#">Table 6</a> . |

**Table 6. Specifying Configuration Parameters Page**


| Object   | Description  |
|--|--|
| Define pin #1 name for diodes                        | <p>Lists the names of diode leads that will be designated as pins #1. Multiple values are separated by semicolons (;).</p> <p>Sets configuration parameter <code>diodes_pin1_name</code>.</p> <p>For example, if you want to designate all leads named “K” and “C” as pins #1, type the following values:</p> <p>K;C</p>   |
| Define Flex material list                            | <p>Lists the names of flexible dielectric materials. Multiple values are separated by semicolons (;). For example:</p> <p>POLYIMIDE;POLYIMIDE_FILM</p> <p>At import of Cadence Allegro data, the copper layers below and above a dielectric layer whose material definition in the <code>layers_&lt;pm&gt;.out</code> file matches one of the flexible dielectric material names, are assigned appropriate flex subtypes according to their base type. See “Subtypes to Support Flex/Rigid Flex Manufacturing” in the <i>Getting Started With ODB++Design</i>.</p> <p>Sets configuration parameter <code>eda_flex_material</code>.</p> |
| Symbol type for lines and arcs                       | <p>Sets the symbol type for lines and arcs of the step profile polygon.</p> <ul style="list-style-type: none"> <li>• <b>Round</b> — The symbol type is round.</li> <li>• <b>Square</b> — The symbol type is square.</li> </ul> <p>Sets configuration parameter <code>eda_cadence_profile_sym_type</code>.</p>  |
| Turn <code>eda_cadence_silk_fill</code> on           | <p>Fills surfaces on Allegro silk screen layers.</p> <p>Sets configuration parameter <code>eda_cadence_silk_fill</code>.</p>   |
| Turn <code>eda_cadence_add_boundary_layers</code> on | <p>Controls whether to use data with CLASS = BOUNDARY in the <code>geom_&lt;pm&gt;.out</code> file to create boundary layers.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — Creates a boundary layer for each line with CLASS = BOUNDARY.</li> <li>• <b>No</b> — Does not create boundary layers.</li> </ul> <p>Sets configuration parameter <code>eda_cadence_add_boundary_layers</code>.</p>   |
| Keep auxiliary layers name as in artwork             | <p>Controls whether to translate the names of silk screen, solder paste, and solder mask layers.</p>   |

**Table 6. Specifying Configuration Parameters Page (continued)**

| Object  | Description  |
|---|--|
|   | <ul style="list-style-type: none"> <li>• <b>No</b> — Renames auxiliary layers based on their subclass in the <i>films_&lt;pm&gt;.out</i> file: <ul style="list-style-type: none"> <li>• “SILKSCREEN_TOP”, “sst”</li> <li>• “AUTOSILK_TOP”, “sst”</li> <li>• “SILKSCREEN_BOTTOM”, “ssb”</li> <li>• “AUTOSILK_BOTTOM”, “ssb”</li> <li>• “PASTEMASK_TOP”, “spt”</li> <li>• “PASTEMASK_BOTTOM”, “spb”</li> <li>• “SOLDERMASK_TOP”, “smt”</li> <li>• “SOLDERMASK_BOTTOM”, “smb”</li> </ul> </li> <li>• <b>Yes</b> — Keeps the auxiliary layer names as defined in the <i>films_&lt;pm&gt;.out</i> file.</li> </ul> <p>Sets configuration parameter <code>eda_cadence_keep_auxiliary_layers_name</code>.<br/> Related line mode command switch is <code>-kal</code>. See <a href="#">“Command Line Parameters”</a> on page 35.</p> |
| Support outdated extract files  | <p>Controls whether to translate extract files that were created with a <i>valor_ext.il</i> version prior to 2305.</p> <ul style="list-style-type: none"> <li>• <b>Yes</b> — Translate extract files regardless of their version. In rare cases, the logic used in old extract files may place some components on the wrong side of the board.</li> <li>• <b>No</b> — (default) Translate only current extract files. The translation of outdated extract files fails.</li> </ul> <p>Sets configuration parameter <code>eda_cadence_support_old_extract</code>.</p>  |
| Turn <code>eda_cadence_thermal_error</code> on  | <p>The translator aborts with a message listing the padstack / thermal names that did not have a match in the models file.</p> <p>Sets configuration parameter <code>eda_cadence_thermal_error</code>.</p>   |
| Use thermal model file  | <p>Controls whether a thermal file is used.</p> <ul style="list-style-type: none"> <li>• <b>Default</b> — Use a default model that uses direct connect and no thermals.</li> <li>• <b>Use file</b> — Use a model stored in a thermal model file.</li> </ul>  |
| Set file name of thermal model  | <p>The file to be used when Use thermal model file = Use file.</p> <p>Click <b>Select Model</b> to select the model in the file.</p>   |
| Back<br> | <p>Displays Page 2 of Specifying Additional Parameters. See <a href="#">Table 5</a>.</p>   |
| Next  | <p>Runs the translation.</p>   |



**Table 6. Specifying Configuration Parameters Page (continued)**

| Object  | Description |
|---|-------------|
|  ▶▶ Next |             |



# Chapter 2

## System Administrator Notes

---

Information is provided that might be of interest to you as you convert a Cadence Allegro design to an ODB++ product model.

[Running the Translator from Design Workbench](#)

[ODB++Design Entity Naming Rules](#)

[ODB++ Inside Environment Variables](#)

[Configuration Parameters](#)

[Command Line Parameters](#)

[Thermal Model Configuration](#)

[Generated Extract Files](#)

[Information Acquired from Cadence Allegro Data](#)

[Supported Features](#)

## Running the Translator from Design Workbench

When Allegro is to be launched from the Allegro Design Workbench, environment variable PCBDW\_USER\_PATH must be set when ODB++ Inside is installed.

### Procedure

1. Locate the Allegro Design Workbench launch wrapper file *adwstart.bat*. This file is typically located under the install tree.
2. Edit *adwstart.bat* to include this line:

```
set PCBDW_USER_PATH=<path to ODB++ Inside>\nv\bin
```

where *<path to ODB++ Inside>* is the path to the ODB++ Inside module, typically *C:\SiemensEDA\Allegro Export ODB++Design*.

## ODB++Design Entity Naming Rules

ODB++Design entity names must follow the naming conventions.

- The length of any name must not exceed 64 characters.
- Only these characters are legal in an ODB++Design entity name:

- lower case letters (a - z)
- digits (0 - 9)
- hyphen (-), underscore (\_), dot (.), plus (+)
- Names must not start with hyphen (-), dot (.), or plus (+), and must not end with a dot (.). The one exception is system attributes, which start with a dot. User attributes must not start with a dot.

# ODB++ Inside Environment Variables

ODB++ Inside directory locations are governed by environment variable settings specified at installation time.

## ALLEGRO\_BRD2ODB

On Windows, this environment variable is set during installation with the path to the ODB++ Inside Application Directory.

On Linux, use the `setenv` command to set the variable:

```
setenv ALLEGRO_BRD2ODB <path to Application Directory>
```

Default:

- (Windows) `C:\SiemensEDA\ODB++_Inside_Cadence_Allegro\brd2odb_<ver>`
- (Linux) `/usr/local/BRD2ODB/brd2odv_<ver>`

The ODB++ Inside Application Directory contains a file named `env_file`. This file contains Valor environment variables set during installation: `VALOR_DIR`, `VALOR_HOME`, and `VALOR_TMP`. The paths defined in `env_file` are not overwritten on upgrade.

## VALOR\_DIR

Placed in the `env_file` file by the installer. Specifies the directory where ODB++ Inside system, configuration, and work files are stored. This directory can be installed locally or in a remote location accessible for reading and writing by all Allegro users.

Default:

- (Windows) `<ODB++ Inside Installation Directory>\brd2odb_dir`
- (Linux) `BRD2ODB/brd2odb_dir`

## VALOR\_HOME

Placed in the `env_file` file by the installer. Once the user starts working with ODB++ Inside, a directory named `.genesis` is created under `VALOR_HOME` to store user-level configuration files.

Default:

- (Windows) `<ODB++ Inside Installation Directory>\brd2odb_dir`
- (Linux) `BRD2ODB/brd2odb_dir`

## VALOR\_TMP

Placed in the `env_file` file by the installer. Specifies the location for storing temporary files. Set this to a local directory to improve performance on busy networks.

Default:

- (Windows) <ODB++ Inside Installation Directory>\brd2odb\_dir\tmp
- (Linux) BRD2ODB/brd2odb\_dir/tmp

## Configuration Parameters

Some aspects of translation are controlled by the values of configuration parameters. Default values can be used in most cases, but you can modify the parameter values to customize your environment.

A file named *config* in the *\$VALOR\_DIR/sys* directory supplies the default configuration parameter values when you run the translator for the first time. After that, another file with the same name is created in your user location *\$VALOR\_HOME/genesis*. This newly created file is read on each subsequent run.

Parameters not defined in the user location are read from the system location.

If you store the *config* file in a non-default location, specify its path with the *-cfg* parameter when running ODB++ Inside from the command line. See “[Command Line Parameters](#)” on page 35.

You can edit the *config* file to set the appropriate values before launching the translator. If you change the file when the translator is running, the new values will not be used.

Each line of the *config* file has this format:

```
<parameter name>=<parameter value>
```

The following table lists the general configuration parameters and the configuration parameters that are specific to the Cadence Allegro translation.



| Configuration Parameter | Type    | Default   | Description   |
|-------------------------|---------|-----------|---|
| attr_value_correct      | Boolean | yes       | Controls how the translator handles illegal attribute values (out of range, etc.) that are input with a design. <ul style="list-style-type: none"><li>• <b>yes</b> — The attribute is reset to its default value, and a message is written to the log.</li><li>• <b>no</b> — Translation is halted.</li></ul> |
| drc_comp_height         | Text    | drc_comp  | Document layer containing component height restriction areas (used to check for components above or below height limits in height restricted areas).  |
| drc_comp_keepin         | Text    | drc_comp  | Document layer containing component keepin areas (to check for components outside keepin areas).  |
| drc_comp_keepout        | Text    | drc_comp  | Document layer containing component keepout areas (to check for components inside keepout areas).   |
| drc_pad_keepout         | Text    | drc_route | Document layer containing pad keepout areas (to check for pads inside keepout areas).   |

| Configuration Parameter            | Type    | Default   | Description  |
|------------------------------------|---------|-----------|--|
| drc_plane_keepout                  | Text    | drc_route | Document layer containing plane keepout areas (to check for planes inside keepout areas).  |
| drc_route_keepin                   | Text    | drc_route | Document layer containing rout keepin areas (to check for traces, planes, pads, vias outside the keepin areas).  |
| drc_route_keepout                  | Text    | drc_route | Document layer containing rout keepout areas (to check for traces, planes, pads, trace-bends inside keepout areas).  |
| drc_tp_keepin                      | Text    | drc_tp    | Document layer containing testpoint keepin areas (to check for testpoints outside keepin areas).   |
| drc_tp_keepout                     | Text    | drc_tp    | Document layer containing testpoint keepout areas (to check for testpoints inside keepout areas).  |
| drc_trace_keepout                  | Text    | drc_route | Document layer containing trace keepout areas (to check for traces inside keepout areas).  |
| drc_via_keepout                    | Text    | drc_route | Document layer containing via keepout areas (to check for vias inside keepout areas).  |
| eda_cadence_add_nets_from_geometry | Boolean | yes       | Controls whether net information is read from the connectivity out file or from the geometry out file.<br><b>yes</b> — Work as before and take net information from the geometry file <i>geoms_&lt;pm&gt;.out</i> . (Default)<br><b>no</b> — Take net information from the connectivity file <i>conn_&lt;pm&gt;.out</i> .            |
| eda_cadence_apd_bottom_name        | Text    | base      | The name used to indicate the bottom layer in APD files.<br>When Cadence APD files are translated, the default name for the bottom layer is base. If you have APD files that use a layer name other than base for the bottom layer, you can specify an alternate name.<br>Wildcard characters (*) are accepted. For example, *base*. |
| eda_cadence_apd_top_name           | Text    | surface   | The name used to indicate the top layer in APD files.<br>When Cadence APD files are translated, the default name for the top layer is surface. If you have APD files that use a layer name other than surface for the top layer, you can specify an alternate name.<br>Wildcard characters (*) are accepted. For example, *surface*. |
| eda_cadence_check_package_shape    | Boolean | no        | If a design is likely to have components with identical package names but different geometries, you can have the translator check the geometry of a component if its package name is identical to that of another component.   |

System Administrator Notes  
Configuration Parameters

| Configuration Parameter                | Type    | Default                       | Description  |
|--|---------|-------------------------------|--|
|  |         |                               | <ul style="list-style-type: none"> <li>• <b>yes</b> — If a component has the same package name as another component, the package shapes in the file <i>comps_&lt;product_model&gt;.out</i> are compared. If they are not the same, a new package is created for the second component. The new name is created by adding a suffix consisting of a plus sign (+) and an index number.</li> <li>• <b>no</b> (default) — If a component has the same package name as another component, they are assumed to have the same geometry. no checking is performed.</li> </ul>   |
| eda_cadence_delete_sort_pins_file      | Boolean | no                            | <p><b>yes</b> — Always delete temporary sort pins file.</p> <p>When a translation has warnings about the pins file, it does not delete the temporary pins file, so that the user can view the warnings. When running from a script, the temporary files accumulate. This parameter lets you specify that the files be deleted even if there are warnings.</p>  |
| eda_cadence_font_file_name             | Text    | ansi (the supplied font file) | <p>The name of the font file to be used.</p> <p>The file must reside in \$GENESIS_EDIR/all/eda/cadence/fonts.</p> <p>You can provide an alternate font file so that fonts used in ODB++ match the fonts used in Cadence Allegro.</p>   |
| eda_cadence_keep_auxiliary_layers_name | Boolean | no                            | <p>Controls whether to translate the names of silk screen, solder paste, and solder mask layers.</p> <ul style="list-style-type: none"> <li>• <b>no</b> — Renames auxiliary layers based on their subclass in the <i>films_&lt;pm&gt;.out</i> file: <ul style="list-style-type: none"> <li>• “SILKSCREEN_TOP”, “sst”</li> <li>• “AUTOSILK_TOP”, “sst”</li> <li>• “SILKSCREEN_BOTTOM”, “ssb”</li> <li>• “AUTOSILK_BOTTOM”, “ssb”</li> <li>• “PASTEMASK_TOP”, “spt”</li> <li>• “PASTEMASK_BOTTOM”, “spb”</li> <li>• “SOLDERMASK_TOP”, “smt”</li> <li>• “SOLDERMASK_BOTTOM”, “smb”</li> </ul> </li> <li>• <b>yes</b> — Keeps the auxiliary layer names as defined in the <i>films_&lt;pm&gt;.out</i> file.</li> </ul> |
| eda_cadence_layer_polarity_source      | Text    | f (film)                      | <p>Informs the translator to use the suppress shape fill information from the <i>films_&lt;xxx&gt;.out</i> file or from the <i>layers_&lt;xxx&gt;.out</i> file.</p>  |



| Configuration Parameter      | Type    | Default   | Description  |
|------------------------------|---------|-----------|--|
|                              |         |           | <ul style="list-style-type: none"> <li>• <b>f</b> — films</li> <li>• <b>l</b> — layers (Cadence Allegro only)</li> </ul>   |
| eda_cadence_pos_ant_i_etch   | Boolean | no        | <p>Controls whether ANTI ETCH surfaces will be negative or positive.</p> <ul style="list-style-type: none"> <li>• <b>yes</b> — ANTI ETCH surfaces will always be positive. (If the product model has a photoplot outline - positive surface - that covers legend text, the text will not be visible.)</li> </ul>  <ul style="list-style-type: none"> <li>• <b>no</b> (default) — ANTI ETCH surfaces will be negative.</li> </ul>  |
| eda_cadence_profile_sym_type | Text    | r (round) | <p>Defines symbol type for arcs and lines of step profile polygon.</p> <ul style="list-style-type: none"> <li>• <b>r</b> — round symbol</li> <li>• <b>s</b> — square symbol</li> </ul>   |
| eda_cadence_read_dra_file    | Boolean | no        | <p>Controls translation of DRA files.</p> <ul style="list-style-type: none"> <li>• <b>yes</b> — translate DRA files</li> <li>• <b>no</b> — do not translate DRA files</li> </ul>   |

System Administrator Notes  
Configuration Parameters

| Configuration Parameter                            | Type    | Default   | Description  |
|--|---------|-----------|--|
| eda_cadence_silk_fill                              | Boolean | no        | Fills surfaces on Cadence Allegro silkscreen layers. <ul style="list-style-type: none"> <li>• <b>yes</b> — draws surfaces.</li> <li>• <b>no</b> — draws surfaces as outlines.</li> </ul>   |
| eda_cadence_sort_pins_file                         | Boolean | yes       | Controls whether to sort the pins file before reading it. <ul style="list-style-type: none"> <li>• <b>yes</b> — sorts the pins file alphabetically before it is read.</li> <li>• <b>no</b> — does not sort the pins file.</li> </ul>   |
| eda_cadence_sort_pins_numeric                      | Text    | no        | Controls how to sort pins. <ul style="list-style-type: none"> <li>• <b>yes</b> — sorts the pins file numerically.</li> <li>• <b>no</b> — sorts the pins file textually.</li> <li>• <b>yes_num_last</b> (or any string other than yes or no) sorts the pins file numerically but with numeric pins after pins beginning with a letter.</li> </ul>   |
| eda_cadence_sqa_area_layer_name                    | String  | SQA_areas | Defines the layer where an sqa area is saved during translation from Cadence. If not defined, default value sqa_areas are saved.   |
| eda_cadence_support_exceptional_pins               | Boolean | yes       | To control whether to add to the <b>comps_XXX.out</b> file pins lacking names and component designation, or whose components do not appear in the file. <ul style="list-style-type: none"> <li>• <b>yes</b> — (default) Adds a component named no_refdes+XX.</li> <li>• <b>no</b> — Ignore the pins.</li> </ul>  |
| eda_cadence_support_old_extract                    | Boolean | no        | Controls whether to translate extract files that were created with a <i>valor_ext.il</i> version prior to 2305. <ul style="list-style-type: none"> <li>• <b>yes</b> — Translate extract files regardless of their version. In rare cases, the logic used in old extract files may place some components on the wrong side of the board.</li> <li>• <b>no</b> — Translate only current extract files. The translation of outdated extract files fails.</li> </ul> |
| eda_cadence_suppress                               | Boolean | no        | Default value for option Suppress Unconnected Pads. <ul style="list-style-type: none"> <li>• <b>yes</b> — Perform unconnected pad suppression.</li> <li>• <b>no</b> — Do not suppress unconnected pads.</li> </ul>   |
| eda_cadence_suppress_shape_fill_setting (obsolete) | Text    | f         | Obsolete - replaced by the Suppress shape fill option of the Cadence Matrix File Editor.   |

| Configuration Parameter           | Type    | Default | Description  |
|-----------------------------------|---------|---------|--|
| eda_cadence_therm_err             | Boolean | no      | <ul style="list-style-type: none"> <li>• <b>yes</b> — The translation process will abort with a message listing the padstack / thermal names that did not have a match in the models file. (Thermals Mode in Input Parameters must be set to Use File for this configuration parameter to work).</li> <li>• <b>no</b> — Does not flag missing thermals.</li> </ul>   |
| eda_cadence_v14_poppup (obsolete) | Boolean | yes     | Obsolete.  |
| eda_flex_material                 | Text    |         | <p>The name(s) of flexible dielectric materials. Multiple values are separated by semicolons (;). For example:</p> <p>POLYIMIDE;POLYIMIDE_FILM</p> <p>At import of Cadence Allegro data, the copper layers below and above a dielectric layer whose material definition in the <i>layers_&lt;pm&gt;.out</i> file matches one of the flexible dielectric material names, are assigned appropriate flex subtypes according to their base type. See “Subtypes to Support Flex/Rigid Flex Manufacturing” in <i>Getting Started With ODB++Design</i>.</p> |
| gns_pdf_viewing_prog              | Text    |         | Default program path and arguments to open a PDF file. Used for standalone translators only.   |

## Command Line Parameters

You can run ODB++ Inside for Cadence Allegro from the command line.

### Syntax of Command Line Parameters

Usage: brd2odb [parameters]

Parameters are preceded by a dash. Some parameters accept values. Parameters must be separated by spaces. An unrecognized parameter is ignored.

If you are working in console mode (the -gui switch has not been set), missing or incorrect parameters cause the program to terminate.

### ODB++ Inside Without the User Interface

To run the translator without displaying the user interface, provide these parameters:

- -ijp <full path to input brd files>
- -jp <output path>
- -jn <output product model name>

For example:

```
brd2odb -ijp C:\inputs\allegro\design_1 -jp C:\my_odbs -
jn allegro_1
```

If any of these parameters are not provided, the GUI will open even if the -gui option has not been provided.

## List of Command Line Parameters

For some command line parameters there is an equivalent GUI parameter indicated in the column Equivalent GUI Parameter. The GUI parameters are described in these sections:

- [“Specifying File Options and Output Options Page”](#) on page 12
- [“Specifying Partial Export Parameters Page”](#) on page 15
- [“Specifying Additional Parameters Pages”](#) on page 17

These are the command line parameters for ODB++ Inside for Cadence Allegro:

| Parameter                            | Equivalent GUI Parameter          | Description  |
|--------------------------------------|-----------------------------------|--|
| -a2l<br>-append2log                  |                                   | Appends log messages to existing log file <i>log_brd2odb</i> . By default, the new log file overwrites any existing log file for each translation.   |
| -bb                                  | Don't suppress pads on top/bottom | Pads on top/bottom edge of blind/buried drills are not suppressed. Active only if -sp is set.  |
| -c <outline><br>-component <outline> | Component Outline                 | Controls which geometries are used for the component outline. <ul style="list-style-type: none"> <li>• <b>p[facebound]</b> — (default and recommended) The bounding box.</li> <li>• <b>a[ssembly]</b> — The limits of the assembly features.</li> <li>• <b>d[fa]</b> — The DFA boundary.</li> <li>• <b>u[ser_defined]</b>&lt;top&gt; &lt;bottom&gt; — User defined.</li> </ul> |
| -cfg [<config file>]                 |                                   | Read configuration file. If <config file> is not specified, the default name is \$VALOR_HOME/.genesis/config.  |
| -d<br>-delete                        | Delete Extracted Files            | Source extract files are deleted.<br>By default, all intermediary files are saved. If the -gz (zip) parameter is used, the extract files are compressed.   |
| -fi                                  | Fully isolated pads               | Only fully isolated pads are suppressed. Active only if -sp is set.<br><br>Without this switch, pads are considered to be isolated in these cases:   |

| Parameter                            | Equivalent GUI Parameter  | Description   |
|--------------------------------------|---------------------------|---|
|                                      |                           | <ul style="list-style-type: none"> <li>• a single totally isolated pad</li> <li>• two pads touching or intersecting</li> <li>• a pad transversed by a trace not through its center</li> <li>• a pad touching a surface where its center is not inside the surface</li> </ul>  |
| -gui                                 |                           | <p>Starts the GUI version of the translator.</p> <p>To run the translator without displaying the user interface, provide these parameters:</p> <ul style="list-style-type: none"> <li>• -ijp &lt;full path to input brd files&gt;</li> <li>• -jp &lt;output path&gt;</li> <li>• -jn &lt;output product model name&gt;</li> </ul> <p>If any of these parameters are not provided, the GUI will open even if the -gui option has not been provided.</p> |
| -gz<br>-gzip                         | Create Archive            | Compress the ODB++ folder structure of the product model to create a single <i>tgz</i> file.  |
| -help                                |                           | Lists the help switches in the console window.  |
| -hg<br>-help_gui                     |                           | Displays online help.   |
| -iff                                 | Ignore FIXFLAG            | Suppression ignores the Allegro FIXFLAG setting. Active only if -sp is set.   |
| -ijp <path>                          | Input Path                | <p>The full path to the input brd files. Default = the current working directory.</p> <p>This parameter is required if you want to run the translator without displaying the user interface.</p>  |
| -jn <product_model>                  | Output product model name | <p>Output ODB++ product model name. Default = odbjob.</p> <p>This parameter is required if you want to run the translator without displaying the user interface.</p> <p>See “<a href="#">ODB++Design Entity Naming Rules</a>” on page 27.</p>   |
| -jp<br><product_model_path>          | Output Path               | <p>Output path for the ODB++ product model. Default = the current working directory.</p> <p>This parameter is required if you want to run the translator without displaying the user interface.</p>   |
| -lp <log_path>                       |                           | Log file path. Default is output product model path.  |
| -m <tolerance><br>-match <tolerance> | Symbol tolerance          | Where <tolerance> is the number of mils for symbol tolerance. Default = 0.2 inches (200 mils).  |

| Parameter   | Equivalent GUI Parameter          | Description  |
|---|-----------------------------------|--|
| -matrix_file<br><matrix_path>                     | Matrix File                       | The full path to the matrix file. The matrix file can only be edited from the GUI.   |
| -net_none_flag                                    | Read \$NONE\$ net                 | Does not assign the \$NONE\$ net to features with no net.  |
| -nn<br>-neut_nets                                 | Keep Net names                    | Nets are renamed to generated numeric values. Default = Net names are kept.  |
| -no_view  | Open ODB++ Viewer                 | Runs the translator without opening ODB++ Viewer after the translation has completed.  |
| -noDPW  | -                                 | Suppresses automatic launching of the wizard.  |
| -o <dist><br>-outline <dist>                      | Outline size                      | Where <dist> is the number of mils to extend the outline on negative planes. This parameter corresponds to the “-o” option of the Cadence Allegro artwork program. The default value is 0.1 inches (100.0 mils)  |
| -odb_version                                      | ODB++Design version to export job | The ODB++Design version in which to export. <ul style="list-style-type: none"> <li>• <b>v8</b> — ODB++Design Version 8 (default).</li> <li>• <b>v7</b> — ODB++ Version 7.</li> </ul>   |
| -p <mode><br>-padflash <mode>                     | Padflash                          | Controls whether Allegro padflash codes are used for padstacks. <ul style="list-style-type: none"> <li>• <b>s</b> (substitute) — substitute padflash definitions using the thermal model file</li> <li>• <b>i</b> (ignore) — (default) use the pad size</li> </ul>   |
| -p_assem  | Export Option = ASSY              | Only assembly data is to be written to ODB++ output.   |
| -p_fab  | Export Option = FAB               | Only fabrication data is to be written to ODB++ output.  |
| -pst <option><br>-profile_symbol_type<br><option> | Symbol type for lines and arcs    | Defines the symbol type of lines and arcs describing step profile: r(ound)/s(quare).   |
| -r<br>-read_drc                                   | Import Keepin/out regions         | Triggers the generation of multiple DRC layers beginning with the prefix “drc_”. <ul style="list-style-type: none"> <li>• Allegro layers Route keepout, Route keepin and Via keepout are used to generate an ODB++ layer called drc_route.</li> <li>• Allegro layers Package keepout, Package keepin, Component keepout and Component keepin are used to create drc_comp_top and drc_comp_bottom.</li> <li>• Allegro layers No_Probe_Top and No_Probe_Bottom are used to create drc_tp_top and drc_tp_bottom.</li> </ul> |

| Parameter  | Equivalent GUI Parameter       | Description  |
|--|--------------------------------|--|
| -ral [<layer name>]<br>-rout_artwork_layer<br>[<layer name>] | Create Rout From Artwork Layer | Controls how the rout is created: <ul style="list-style-type: none"> <li>• If &lt;layer name&gt; contains the name of a valid layer, as specified in the Allegro artwork, the features in that layer are used to create an ODB++ rout layer with the original name.</li> <li>• If &lt;layer name&gt; is empty, or the value is not found in the .out files, the translation creates a rout layer by merging the features from the following Allegro artwork CLASS/SUBCLASS:<br/><br/>"BOARD GEOMETRY:OUTLINE"&amp;"BOARD GEOMETRY:DESIGN_OUTLINE"&amp;"BOARD GEOMETRY:CUTOUT"</li> </ul> |
| -rc<br>-round_corners  | Round Corners                  | (Corners of polygons (contours) will be rounded.   |
| -re<br>-remove_eda   | Remove EDA Data                | Removes EDA component and package data.  |
| -read_sqa <option>   | Read SQA Data                  | Controls creation of the signal quality layer. <ul style="list-style-type: none"> <li>• <b>yes</b> — Read SQA data and create an SQA layer.</li> <li>• <b>no</b> — (default) Do not read SQA data and create an SQA layer.</li> </ul>  |
| -rr <option><br>-read_region <option>                        | Import Areas-Constraint region | <b>yes</b> — Generates an ODB++ layer named fab_drc from the Allegro layer group "Constraint region".  |
| -rrd<br>-remove_dielectric                                   | Remove redundant dielectric    | Combines successive dielectric layers.   |
| -sf  | Turn eda_cadence_silk_fill on  | Set configuration parameter eda_cadence_silk_fill.   |
| -skip_refdes <option>  | Skip RefDes with Asterisk      | Skip components with a RefDes containing an asterisk (*). <ul style="list-style-type: none"> <li>• <b>no</b> — All components are translated. (default)</li> <li>• <b>yes</b> — Components with names containing an asterisk are not translated.</li> <li>• <b>part</b> — The translation excludes components whose RefDes contains an asterisk but includes their pad and drill features.</li> </ul>  |
| -sp  | Suppress Unconnected Pads      | Sets configuration parameter eda_cadence_suppress.   |
| -te  | Turn eda_cadence_therm_err on  | Sets configuration parameter eda_cadence_therm_err.  |

System Administrator Notes  
 Command Line Parameters

| Parameter                | Equivalent GUI Parameter                 | Description   |
|--------------------------|--|---|
| -kal<br>-keep_aux_layers | Keep auxiliary layers name as in artwork | Sets configuration parameter eda_cadence_keep_auxiliary_layers_name to Yes.   |
| -tf <thermal_file>       | Use thermal model file                   | Where <thermal_file> is the full path name for the thermal model file. If the thermal_file is specified, the thermal_model must be specified in -tm. If no thermal file is specified, a default model is used, which uses direct connect and no thermals.   |
| -tm <thermal_model>      | Select Model button                      | Where <thermal_model> is the name of the model to be used. The available model names are defined in the thermal model file. If no thermal_file is specified, the thermal_model is ignored.  |
| -tr_sym                  |  | Controls the translation of symbols. <ul style="list-style-type: none"> <li>• <b>yes</b> — Translate symbols as components. If there are multiple shapes with the same name, each will be translated as a separate component.</li> <li>• <b>no</b> (default) — Do not translate symbols.</li> </ul> |
| -up<br>-use_panel        | Use Panel Outline as profile             | Creates the step profile from data with CLASS = BOARD GEOMETRY and SUBCLASS = PANEL_OUTLINE/DESIGN_OUTLINE/OUTLINE in the geoms_<pm>.out file.  |
| -v<br>-ver               |  | Displays version information about the translator. When this option is used, all other parameters are ignored.  |
| -verify                  |  | Requests verification from the user before performing various actions such as Save and Translate.   |



# Thermal Model Configuration

Cadence Allegro Designer (Version 13) does not explicitly define the shape of the thermal pads or the Padflash definitions. Typically, these definitions are deferred until the Gerber wheel apertures are defined. However, to generate accurate board data, ODB++ Inside for Cadence Allegro requires the use of a Thermal Model to explicitly define these shapes.

[Structure of the Thermal Model File](#)

[Thermal Model Examples](#)

## Structure of the Thermal Model File

The thermal model file contains a units statement and one or more model definitions. Each model describes one type of behavior. The file can be built in such a way that each model is customized for a specific customer, a product type, or an EDA system.

See “[Thermal Model Examples](#)” on page 44.

This is the structure of the file:

```
.units [inch|mm]
.model <name>
... model info ....
.model <name>
... model info ....
.model <name>
... model info ....
```

Lines starting with the number sign (#) are comments and are ignored.

### Units Statement

The units directive must be the first line in the file.

```
.units [inch|mm]
```

It specifies the measurement units that will be used for the models.

- **inch** — 0.001 inch (mil) units.
- **mm** — 0.001 mm (micron) units.

### Model Statement

Each model definition begins with the model directive.

```
.model <name>
```

The name is limited to 64 characters that can include letters, digits, and these characters: dash (-), underscore (\_), period (.), plus (+).

## Rule Statements

Each model definition consists of the model directive followed by a set of rules expressed in Backus-Naur Form (BNF). The rules are used for substitution of clearances to thermal pads. In the EDA system, a padstack or padflash always defines the shape of the clearance in the Power & Ground layer. It is the electrical net of the pin that determines whether the clearance will be retained or will be substituted by a thermal pad.

When the translator processes the data, it determines whether a particular clearance must be converted to a thermal relief pad. It is at this point that the model, with the name provided as a translation parameter, is consulted.

Each rule consists of a condition and a derivation.

`<rule> ::= <condition> : <derivation>`

If the condition is met, then the thermal shape described in the derivation is used for the pad. The first match is used.

## Condition

The condition of a rule consists of the type of padstack or the name of the padstack, optionally followed by equations defining the clearance size or drill size that match the rule.

`<condition> ::= <type> {<equation>}`

### Type

`<type> ::= PIN | VIA | <geometry_name> | '<geometry_name>'`

- PIN or VIA — Keyword indicating the type of padstack that matches the rule.
- `<geometry_name>` — Name of the padstack that matches the rule. This is the name of the padstack geometry used in the EDA system. For Cadence Allegro, the padflash definition is used.

This name can be surrounded by quotation marks, accommodating the rare case of a padstack called PIN or VIA.

A model can contain some rules defined with PIN or VIA types and some rules defined with `<geometry_name>`.

### Equation

`<equation> ::= [D|C] ['<' | '<=' | '=' | '>' | '>='] <value>`

The equations represent numerical checks for the drill size (D) or clearance size (C) with which the padstack is to be compared. These are some examples:

**PIN C>80** — This matches pin padstacks with clearances greater than 80 units.

**VIA C<=40 D<=12** — This matches via padstacks with clearances less than or equal to 40 units and drill less than or equal to 12 units.

## Derivation

The rule derivation specifies the shape to be used. It can be a standard symbol or it can be based on the clearance and drill size and shapes.

`<derivation> ::= NULL | '<sym_name>' | <set_values>`

## NULL

The NULL keyword can be used to create direct connect. The clearance will be deleted completely without a thermal pad.

### Symbol Name

The symbol name can be any legal ODB++ standard name, semi-standard name, or special symbol (such as 003, thr80x50x0x4x10).

`<sym_name> ::= Standard, semi-standard, or special symbol.`

### Set Values

If a standard symbol name does not provide enough flexibility, the derivation can be defined based on the clearance and drill size and shapes.

`<set_values> ::= <od> <id> <tie> <num_ties> <angle> <oshape> <ishape> <style>`

- `<od> ::= [C+value | C-value | D+value | D-value | value]`

The outer diameter can be specified as a fixed value or as a value added or subtracted from the Clearance (C) or Drill (D) sizes.

- `<id> ::= [C+value | C-value | D+value | D-value | value]`

The inner diameter can be specified as a fixed value or as a value added or subtracted from the Clearance (C) or Drill (D) sizes.

- `<tie> ::= <value>`

The size of the tie.

- `<num_ties> ::= <value>`

The number of ties.

- `<angle> ::= <value>`

The start angle for the first tie in degrees.

- `<oshape> ::= R | S | C`

The shape of the outer ring can be round (R), square (S), or the same shape as the clearance (C).

- `<ishape> ::= R | S | C`

The shape of the inner ring can be round (R), square (S), or the same shape as the clearance (C).

- `<style> ::= R | S`

The style of the thermal near the tie can be rounded (R) or squared (S).

## Thermal Model Examples

These examples show a thermal model file with two models, a thermal model file using Cadence Allegro padflashes, and an example of a typical derivation statement.

### Thermal Model File With Two Models

```
.units inch
#
.model std
# All via clearances with drill size less than 40 mils to be cleared.
# Other vias will have a thermal that is a function of the drill size.
#
VIA D>=40 : D+40 D+20 10 4 0 R R S
VIA      : NULL
#
# All pin clearances with clearance size less than 45 mils to be cleared.
# Other clearances will have a thermal that is a function of the
# clearance size, in two groups - Clearances equal to and above 165 mils,
# and clearances equal to or above 45 mils.
#
PIN C>=165 : C C-30 15 4 0 C C S
PIN C>=45  : C C-20 10 4 0 C C S
PIN      : NULL
#
.model symbols
#
# This model matches specific padstack names with fixed thermals. This is
# useful when the EDA system used a limited set of fixed names
#
D73: 'ths85x65x45x4x12'
D74: 'ths62x42x45x4x12'
D75: 'ths100x80x45x4x12'
D76: 'ths120x100x45x4x12'
D77: 'ths160x140x45x4x12'
```

### Thermal Model File Using Cadence Allegro Padflashes

```
.units inch
.model allegro_model
# Direct replacement of symbols
# Replace the padflash named "TH05" with a round clearance of 5 mils.
TH05: 'r5'
# Replace the padflash named "T165X145X20X45" with a square thermal with
# an outer diameter of 165 mils, inner diameter of 145 mils
# with four ties each of 20 mils, first starting at 45 degrees.
T165X145X20X45: 'ths165x145x45x4x20'
# Replace the padflash named "5MIL" with a direct connection
5MIL: 'null'
# calculated values
```

```
# Place a direct connect for all VIA pads
VIA: NULL
# For pins with a clearance less than or equal to 45 mils,
# place a rounded thermal with outer diameter the size of the
# clearance inner diameter 20 mils smaller, 4 ties of 20 mil
# starting at 45 degrees outer and inner diameters shaped as
# the clearance
PIN C<=45 : C C-20 15 4 45 C C R
```

## Typical Derivation Example


This is an example of typical derivations:


```
C C-20 15 4 45 C C S
```

The example specifies these values:

| Parameter        | Value   | Description   |
|------------------|---------|---|
| od               | C       | The outer diameter is the same as the clearance.        |
| id               | C-20    | The inner diameter is 20 units less than the clearance. |
| tie<br>num_ties  | 15<br>4 | There are 4 ties, 15 units each.                        |
| angle            | 45      | Starting at 45 degrees.                                 |
| oshape<br>ishape | C<br>C  | Both rings are the same shape as the clearance.         |
| style            | S       | The style is squared.                                   |

This specification will produce different thermals depending on the padstack:

| Padstack                               | Symbol           | Graphic   |
|--|------------------|---|
| Padstack with round 80 mils clearance. | ths80x60x45x4x15 |  |

| Padstack                                | Symbol              | Graphic   |
|---|---------------------|---|
| Padstack with square 80 mils clearance. | s_ths80x60x45x4x15. |  |

## Generated Extract Files

These files, created by Cadence Allegro, contain information about the design.

If you are running ODB++ Inside from within Cadence Allegro, you can specify a *.brd* file as the input path. If you are running ODB++ Inside stand-alone, you must specify a directory containing the *.out* files that have been extracted from Cadence Allegro.


For CAD layers to be present in the generated ODB++, you must create the films for those layers.

The extraction files are generated using *\$ALLEGRO\_BRD2ODB/valor\_ext.il* skill code.

The variable *<pm>* in the file names represents the name of the current product model.

In each file, the first line lists all the fields that were extracted and can be used as a reference. These sections describe each file and its role in the translation.

| File                        | Description   |
|-----------------------------|---|
| <i>comps_&lt;pm&gt;.out</i> | <p>The components file contains the outline shape of all the components.</p> <p>The outline records are typically in subclass <i>PLACE_BOUND_&lt;side&gt;</i> but may also be in subclass <i>ASSEMBLY_&lt;side&gt;</i> or <i>DFA_BOUND_&lt;side&gt;</i>.</p> <p>The rows below define component <i>CDN_220</i> that is based on package <i>CAP-01005</i>. The component is at <i>14.3160,35.9390</i>, with no rotation. The <i>LINE</i> rows represent the outline of the component. The height information is read from <i>PACKAGE_HEIGHT_MAX</i>. The component is mounted body-up on layer <i>ISL3</i>.</p> <pre> S!ASSEMBLY_ISL3!3361 1! ..CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160!35.9390!0.0 00!GEOMETRY!LINE!14.1060!36.0490! 14.5260!36.0490!0.0000!!!!NOTCONNECT!!!YES!discrete1005 !!! BODY_UP!!B2!ISL3! ..CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160!35.9390!0.0 00!GEOMETRY!LINE!14.5260!36.0490! 14.5260!35.8290!0.0000!!!!NOTCONNECT!!!YES!discrete1005 !!! BODY_UP!!B2!ISL3! ..CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160!35.9390!0.0 00!GEOMETRY!LINE!14.5260!35.8290! </pre> |

| File                               | Description   |
|------------------------------------|---|
|                                    | <pre>14.1060!35.8290!0.0000!!!!NOTCONNECT!!!YES!discrete1005 !!! BODY_UP!!B2!ISL3! ..CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160!35.9390!0.0 00!GEOMETRY!LINE!14.1060!35.8290! 14.1060!36.0490!0.0000!!!!NOTCONNECT!!!YES!discrete1005 !!! BODY_UP!!B2!ISL3! ..CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160!35.9390!0.0 00!GEOMETRY!RECTANGLE!14.1060! 35.8290!14.5260!36.0490!1!!!!!!0.22 MM!YES!discrete1005!!!BODY_UP!!B2!ISL3! ..CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160!35.9390! 0.000!GEOMETRY!RECTANGLE!14.0460!35.8290!14.5860!36.04 90!1! !!!!!!YES!discrete1005!!!!!!B2!ISL3!</pre> <p>Components with BOM_IGNORE data are assigned attributes “Not Populated per BOM” (.no_pop) and “Ignore Graphically/Output” (.comp_ignore).</p> |
| <i>conn_&lt;pm&gt;.out</i>         | <p>The connectivity file contains net connections.</p> <p>Net information can be read from this file or from the geometry file, depending on the setting of configuration parameter <code>eda_cadence_add_nets_from_geometry</code>:</p> <p><b>eda_cadence_add_nets_from_geometry = Yes</b> — Work as before and get net information from the geometry file <i>geoms_&lt;pm&gt;.out</i>. (Default)</p> <p><b>eda_cadence_add_nets_from_geometry = No</b> — Get net information from connectivity file.</p>  |
| <i>crosssection_&lt;pm&gt;.out</i> | <p>The cross section file contains the impedance of the layer.</p> <p>To obtain this data, choose <b>show single impedance</b>  in the Layout Cross section window of Cadence Allegro.</p>   |
| <i>dfa_&lt;pm&gt;.out</i>          | <p>For designs containing the old version of the DFA Spacing Table, this file stores the spacing requirements for various types of components. This information can be used during assembly analysis.</p> <p>See <a href="#">“Cadence Allegro DFA Table”</a> on page 59</p>   |
| <i>films_&lt;pm&gt;.out</i>        | <p>The films file contains the artwork information from Allegro.</p> <p>This information describes the pieces of film to be output as artwork. Each piece of film is linked to an arbitrary number of subclasses and several parameters necessary to generate the correct physical layers.</p> <p>Typical films in the file are in this way:</p> <pre>S!PIN!U0205!9!055C035!TOP!BOTTOM!EC_PRDB6!4925.00! 1050.00!!!4925.00!1050.00! ...PLATED!A!NULL!75.00!75.00!0.000!CIRCLE!4925.00! 1050.00!90.00!90.00!</pre>   |

| File                        | Description  |
|-----------------------------|--|
|                             | <pre data-bbox="500 268 1409 420">S!VIA CLASS!!!VIA!TOP!BOTTOM!GND!!!4800.00!-100.00!4800.00!-100.00! ...PLATED!!CROSS!50.00!50.00!0.000!CIRCLE!4800.00!-100.00!54.00!54.00!</pre> <p data-bbox="479 451 1377 506">Each line includes information about the film, and the location of the film. Pin lines contain component and pin number as well.</p> <p data-bbox="479 520 1365 575">Based on these lines, toeprints are added to components and drill holes are added to the appropriate drill layers.</p> <p data-bbox="479 590 1414 804">Lines with CLASS = BOARD GEOMETRY or EMBEDDED GEOMETRY, and the SUBCLASS value consisting of two parts separated by an underscore (“_”) are used to create solder mask, solder paste, and silk screen layers. The layer name is derived from the FILM_NAME field and its type is taken from the first part of the SUBCLASS field. The second part of the SUBCLASS field provides the name of the reference copper layer. As an example, the following line would be processed by creating an ODB++ layer named inner_2_soldermask with Type = solder_mask and Reference = isl2:</p> <pre data-bbox="500 835 1390 926">S!inner_2_soldermask!EMBEDDED GEOMETRY!SOLDERMASK_ISL2!0!0.0000!0.0000!0.0100!0.2540!positive!no!no!no!yes!yes!no!yes!</pre> <p data-bbox="479 957 1406 1041">Because an empty films file causes the translation to fail, the <i>valor_ext.il</i> import script checks whether the films file is empty and prompts you to check the artworks file and extract again.</p>  |
| <i>geoms_&lt;pm&gt;.out</i> | <p data-bbox="479 1073 1317 1100">The geometry file contains graphical data describing feature placement.</p> <p data-bbox="479 1115 813 1142">It is the largest file extracted.</p> <p data-bbox="479 1157 1422 1234">Each line of the file contains graphic data that describes the feature. The file also contains the class and subclass that can be mapped to the physical layer to which the feature is added.</p> <p data-bbox="479 1249 1338 1331">If the additional parameter “Create Rout From Artwork Layer” is not set with the name of a valid layer, a rout layer named “profile” is created from DESIGN_OUTLINE/OUTLINE data:</p> <ul data-bbox="505 1346 1170 1373" style="list-style-type: none"> <li>• If DESIGN_OUTLINE data exists (Allegro 17.2 or later):</li> </ul> <pre data-bbox="521 1394 1154 1444">"BOARD GEOMETRY:DESIGN_OUTLINE"&amp;"BOARD GEOMETRY:CUTOUT"</pre> <ul data-bbox="505 1465 1203 1493" style="list-style-type: none"> <li>• If DESIGN_OUTLINE data does not exist (older versions):</li> </ul> <pre data-bbox="521 1514 1325 1541">"BOARD GEOMETRY:OUTLINE"&amp;"BOARD GEOMETRY:CUTOUT"</pre> <p data-bbox="479 1562 1256 1589">Features defined in the following fields are added to the rout layer:</p> <ul data-bbox="505 1604 1357 1675" style="list-style-type: none"> <li>• NCROUTE_PATH.</li> <li>• NCROUTE_PLATED. These features receive the attribute .rout_plated.</li> </ul> <p data-bbox="479 1696 1422 1780">The step profile is generated from lines with CLASS = BOARD GEOMETRY and SUBCLASS = PANEL_OUTLINE, DESIGN_OUTLINE, or OUTLINE, according to the setting of parameter Use Panel Outline, using the following order:</p> |



| File | Description   |
|------|---|
|      | <ul style="list-style-type: none"> <li>• If Use Panel Outline = Yes:               <ol style="list-style-type: none"> <li>a. PANEL_OUTLINE</li> <li>b. DESIGN_OUTLINE</li> <li>c. OUTLINE</li> </ol> </li> <li>• If Use Panel Outline = No:               <ol style="list-style-type: none"> <li>a. DESIGN_OUTLINE</li> <li>b. OUTLINE</li> <li>c. PANEL_OUTLINE</li> </ol> </li> </ul> <p>Data with SUBCLASS = CAVITY provides the layer profile. If no CAVITY exists, the step profile is used to define the layer profile.</p> <p>Data with SUBCLASS = CAVITY and GRAPHIC_DATA_10 = VOID is a layer profile hole. If configuration parameter eda_cadence_add_boundary_layer = yes, a documentation layer named boundary_&lt;layer_name&gt; is created from each line with CLASS = BOUNDARY:</p> <pre style="background-color: #f0f0f0; padding: 5px;">S!BOUNDARY!L3!14442 1 0!!!!!!!!!!!!!!LINE!495.5!1516.5!495.5!1651.0!0.0!!!!!!!!SHAPE!!!!!!!!!!!!!!</pre> <p>Based on the above line, the layer boundary_I3 is created to which features are added as specified.</p> <p>Several lines are used to describe a polygon. These four lines represent a closed shape that is translated into one surface:</p> <pre style="background-color: #f0f0f0; padding: 5px;">S!ETCH!GND!2261 1 0!!!!N_GND!!!!!! ... LINE!8450.00!3250.00!8450.00!4650.00!0.00!!!!!!!!SHAPE! S!ETCH!GND!2261 2 0!!!!N_GND!!!!!! ... LINE!8450.00!4650.00!12350.00!4650.00!0.00!!!!!!!!SHAPE! S!ETCH!GND!2261 3 0!!!!N_GND!!!!!! ...LINE!12350.00!4650.00!12350.00!3250.00!0.00!!!!!!!!SHAPE! S!ETCH!GND!2261 4 0!!!!N_GND!!!!!! ...LINE!12350.00!3250.00!8450.00!3250.00!0.00!!!!!!!!SHAPE!</pre> <p>A rectangle shape with CLASS = EMBEDDED GEOMETRY, SUBCLASS = SOLDERMASK_* or PASTEMASK_*, and GRAPHIC_DATA_10 = POLYGON is used to create a filled rectangular shape in the layer specified.</p> <p>The fields NET_PHYSICAL_TYPE and NET_SPACING_TYPE correspond to attributes of the same name.</p> <p>The shorted nets information for SMD pads is taken from the NET_SHORT field.</p> <p>This is a typical line in the file. This line adds a 6-mil line between (2.000,0.625) and (1.95,0.575) to a signal layer (SIG_2). The net of the line is CPUD9:</p> <pre style="background-color: #f0f0f0; padding: 5px;">S!ETCH!SIG_2!7550 1!!!!CPUD9!!!!!! ...LINE!2000.00!625.00!1950.00!575.00!6.00!!!!!!!!CONNECT!</pre> <p>To translate additional data stored in the geometry file, see the following tasks:</p> |

| File                            | Description  |
|---------------------------------|--|
|                                 | <ul style="list-style-type: none"> <li>• “<a href="#">Importing Allegro Component Properties</a>” on page 56</li> <li>• “<a href="#">Importing Allegro Geometry Properties</a>” on page 54</li> </ul>  |
| <i>layers_&lt;pm&gt;.out</i>    | <p>The layers file describes the order of the physical layers in the design. The list includes the dielectric layers and the electric layers, but it does not include the silk screen layers.</p> <p>This is a typical line in the layers file:</p> <pre data-bbox="487 535 1422 619">S!5!SIG_1!POSITIVE!!YES!!595900 mho/cm!COPPER!NO!<br/>3.98 w/cm-degC!1.2 mil!</pre> <p>The system uses fields 2, 3, 4, and 12 to obtain the following information for a layer: relative order (5), name (SIG_1), polarity (POSITIVE), and thickness (1.2 mil).</p> <p>If a board is described, the system also relates to the board thickness. In this example of such a string (usually located at the beginning of the file) board thickness is 26.4 mil.</p> <pre data-bbox="487 840 1422 934">J!D:\home\allegro\hitachi.brd!Tue Oct 15 14:53:39<br/>2014!-100.000!-100.000!1100.000!800.000!0.001!<br/>millimeters!!26.4 mil!22!OUT OF DATE!</pre> <p>The copper layers below and above the dielectric layer whose LAYER_MATERIAL definition matches one of the values of the configuration parameter eda_flex_material, are assigned the appropriate flex subtypes. See “Subtypes to Support Flex/Rigid Flex Manufacturing” in the <i>Getting Started With ODB++Design</i>.</p> |
| <i>nets_&lt;pm&gt;.out</i>      | <p>The nets file contains information about net classes and properties. This file is optional.</p> <ul style="list-style-type: none"> <li>• <b>Classes</b> — Allegro declares three types of class: spacing, physical, and electrical. Every net may connect or have any combination of triplet of spacing, physical, and electrical classes, if any. The classes are defined in the technology file.</li> <li>• <b>Properties</b> — The file contains net properties, such as impedance.</li> </ul> <p>A net with property NO_TEST = Yes will have attribute testpoint_count = 0.</p>   |
| <i>pads_&lt;pm&gt;.out</i>      | <p>The pads file contains information about the padstacks used in the product model.</p> <p>Padstack information is required to derive the drill size at any given pin or via. It is also necessary to know which thermal is required when the pin or via has the same net as the containing surface.</p> <p>This is a typical line in the pads file:</p> <pre data-bbox="487 1659 1422 1732">S!C55N067!00014!~DRILL!o!!67.00!<br/>125.00!125.00!0.00!0.00!CIRCLE!N!J!....</pre> <p>This line specifies that padstack C55N067 has a 67 mil drill at the center (0,0) of the padstack.</p>  |
| <i>padstacks_&lt;pm&gt;.out</i> | <p>The padstacks file contains additional padstack information.</p>  |

| File                              | Description  |
|-----------------------------------|--|
|                                   | <p>Each line of the file specifies the padstack.</p> <p>The value in the Usage field is stored in the appropriate ODB++ attribute:</p> <ul style="list-style-type: none"> <li>• DIE_PAD — .bump_pad</li> <li>• MOUNTING_HOLE — .mount_hole</li> <li>• BOND_FINGER — .pad_usage=bond_finger</li> <li>• FIDUCIAL — .pad_usage=g_fidutial</li> <li>• TOOLING_HOLE — .pad_usage=tooling_hole, .tooling_hole (each used by different analysis actions)</li> </ul> <p>Features with the value of LASER in the drillNonStandard field receive the attribute .via_type=laser.</p>  |
| <p><i>pins_&lt;pm&gt;.out</i></p> | <p>The pins file contains information about pins (toeprints) and vias.</p> <p>Each line contains information about the padstack, net, drill figure, and character added to the legend document. It also includes the location of the pin or via. Pin lines contain component and pin number as well.</p> <pre data-bbox="487 840 1412 1113"> S!PIN!U0205!9!055C035!TOP!BOTTOM!EC_PRDB6!4925.00! 1050.00!!!4925.00!1050.00! ...PLATED!A!NULL!75.00!75.00!0.000!CIRCLE!4925.00! 1050.00!90.00!90.00! S!VIA CLASS!!!VIA!TOP!BOTTOM!GND!!!4800.00!- 100.00!4800.00!-100.00! ...PLATED!!CROSS!50.00!50.00!0.000!CIRCLE!4800.00!- 100.00!54.00!54.00! </pre> <p>Based on these lines, the translator can add toeprints to components and add drill holes to the appropriate drill layers.</p> <p>This additional information is included:</p> <ul style="list-style-type: none"> <li>• Information on slots — Supports functionality added in V15.2.</li> <li>• DRILL_HOLE_POSTOL and DRILL_HOLE_NEGTOL — Maximum and minimum drill tolerance values support drill tolerances added in V.15.2.</li> <li>• DRILL_ARRAY_LOCATION — Supports the Multiple/Plural Drill function added in V14.1.</li> <li>• BACKDRILL_SIZE — If no value exists, the drill padstack definition is the backdrill size.</li> <li>• BACKDRILL_BOTTOM_FROM, BACKDRILL_BOTTOM_LAYER, BACKDRILL_TOP_FROM, BACKDRILL_TOP_LAYER — Start layer number from the bottom or top of the design and the ending layer number from the bottom or top of the design (cut layer). The backdrill span is created from BACKDRILL_TOP_FROM to BACKDRILL_TOP_LAYER or from BACKDRILL_BOTTOM_LAYER to BACKDRILL_BOTTOM_FROM.</li> <li>• BACKDRILL_TOP_MAX_DEPTH and BACKDRILL_BOTTOM_MAX_DEPTH — The maximum allowable drill depth, as stored in the layer attribute .backdrill_max_depth.</li> <li>• BACKDRILL_TOP_MNCLAYER and BACKDRILL_BOTTOM_MNCLAYER — The index number of the "Must Not Cut" layer, counted from top down</li> </ul> |

| File                                 | Description  |
|--------------------------------------|--|
|                                      | <p>starting from 0, regardless of the drill direction. The name of "Must Not Cut" layer is stored in the layer attribute <code>.backdrill_penetrate_stop_layer</code>.</p> <ul style="list-style-type: none"> <li>• <code>BACKDRILL_TOP_MAX_STUB</code> and <code>BACKDRILL_BOTTOM_MAX_STUB</code> — The maximum allowable PTH stub length. Features with this data are assigned attribute <code>.backdrill_max_stub_drill</code>.</li> <li>• <code>EMBEDDED_LAYER</code> and <code>EMBEDDED_STATUS</code> — The value of <code>EMBEDDED_LAYER</code> is stored in NPI attribute <code>.placement_layer</code>. <code>EMBEDDED_STATUS</code> = <code>BODY_UP</code> (top) or <code>BODY_DOWN</code> (bottom).</li> <li>• <code>DRILL_TOP_NAME!DRILL_BOTTOM_NAME</code> — These fields provide the drill span. If no values exist, the drill span is taken from <code>START_LAYER_NAME!END_LAYER_NAME</code> in the pinsside file.</li> </ul> <p>If pins in the pins file refer to a component not found in <code>comps_&lt;pm&gt;.out</code>, the translator performs one of these actions:</p> <ul style="list-style-type: none"> <li>• If an existing package name is found, the value in <code>COMP_PACKAGE</code> in the pins file is used as the package name.</li> <li>• If a package is not found, a bounding box around the pins is regarded as the outline of the package. The value in <code>COMP_PACKAGE</code> in the pins file is used as the package name.</li> <li>• If the reference in the pins file has no package, the pins are ignored.</li> </ul> <p>The <code>NET_SHORT</code> field contains intentional short data for pins and vias. The value is a colon (:) separated list of shorted nets.</p> <p>If a pin or via location is also a test point location, the <code>TEST_POINT</code> field contains a value of <code>TOP</code> or <code>BOTTOM</code> to reference the documentation layer on which the test point shape is placed. The blank field indicates that the location is not a test point.</p> <p>The <code>PROBE_FIGURE</code> field defines the test point shape as <code>TRIANGLE</code>, <code>SQUARE</code>, <code>HEXAGON X</code>, <code>HEXAGON Y</code>, <code>OCTAGON</code>, <code>DIAMOND</code>, <code>OBLONG X</code>, <code>OBLONG Y</code>, or <code>RECTANGLE</code>. If the value is "RECTANGLE" or contains "X" or "Y", the fields <code>GHAPHIC_DATA_3</code> and <code>GHAPHIC_DATA_4</code> contain the width and height of the shape. Otherwise, the upper boundary for drawing the shape is determined by adding half of the smaller in width or height (<code>GHAPHIC_DATA_3</code> and <code>GHAPHIC_DATA_4</code>) to the Y location (<code>GHAPHIC_DATA_2</code>).</p> |
| <code>pinsside_&lt;pm&gt;.out</code> | <p>The pinsside file is used to establish the side on which the component is placed. This is the syntax of a line of the file:</p> <pre data-bbox="496 1444 1247 1503">A!CLASS!REFDES!START_LAYER_NAME!END_LAYER_NAME!<br/>SYM_MIRROR!EMBEDDED_STATUS!</pre> <p>If the component is an embedded component, the component side is taken from the value of <code>EMBEDDED_STATUS</code>. <code>BODY_UP</code> indicates top, and <code>BODY_DOWN</code> indicates bottom.</p> <p>If all pins are thru-hole, the component side is determined by the values of <code>START_LAYER_NAME</code> and <code>END_LAYER_NAME</code>, and the <code>SYM_MIRROR</code> flag is checked.</p> <p>If there is even one SMT pin, the layer on which it is located determines the side.</p> <p>If the <code>START_LAYER</code> is not the top or bottom layer, but if it is the top or bottom layer of any zone, the start layer is treated as an outer layer.</p>  |

| File                          | Description  |
|-------------------------------|--|
| <i>props_&lt;pm&gt;.out</i>   | <p>The properties file contains additional component property information. This file is optional.</p> <p>This allows users to read additional component properties directly into ODB++. Users requiring the extraction of additional properties can add them manually to the view file.</p>  |
| <i>regions_&lt;pm&gt;.out</i> | <p>The regions file contains information about regions.</p>  |
| <i>tech_&lt;pm&gt;.out</i>    | <p>The technology file is an ASCII file containing Allegro or APD parameter and constraint data. This file is optional.</p> <p>You can use this file to apply a uniform set of design rules and constraints to multiple designs:</p> <ul style="list-style-type: none"> <li>• User Units</li> <li>• Drawing Parameters</li> <li>• Layout Cross Section Parameters</li> <li>• Spacing Constraints (including clearance rules)</li> <li>• Net Type Clearances (to extend the scope of Signal Quality Analysis)</li> <li>• Physical Constraints</li> <li>• Electrical Constraints</li> <li>• User Property Definitions</li> </ul> <p>From Cadence Allegro version 16.0, tech files are generated in XML format. ODB++ Inside can read either format.</p> <p>When the new version of the DFA Spacing Table is used, the technology file stores the spacing requirements for various types of components. This information can be used during assembly analysis. See <a href="#">“Cadence Allegro DFA Table”</a> on page 59</p>                               |
| <i>zone_&lt;pm&gt;.out</i>    | <p>The zone file contains Cadence Allegro zone information.</p> <p>Contours are taken from the geoms file, from the sub class ZONE_OUTLINE, according to the zone name in the geoms file.</p> <p>The translation creates these layers:</p> <ul style="list-style-type: none"> <li>• <b>zone_outline</b> — Document layer of subtype misc that contains the zone data in the form of lines, arcs, and text, as defined in Cadence Allegro.</li> <li>• <b>flex_area</b> — Mask layer of subtype flex_area that contains pattern-filled surfaces representing the zones spanning only copper layers of subtype signal_flex.</li> </ul> <p>The signal_flex subtype is assigned automatically if the values of configuration parameter eda_flex_material match the dielectric LAYER_MATERIAL definitions in the layers file.</p> <ul style="list-style-type: none"> <li>• <b>rigid_area</b> — Mask layer of subtype rigid_area that contains solid surfaces representing the zones spanning only copper layers of subtypes other than signal_flex.</li> </ul> |

# Information Acquired from Cadence Allegro Data

---

Several types of Cadence Allegro design information stored in the *.out* files are read into the ODB++ Design product model. In addition, you can configure the translation to extract specific data that was not imported automatically from a file stored in the base installation location or at an arbitrary path.

- [Importing Allegro Geometry Properties](#)
- [Importing Allegro Component Properties](#)
- [Deriving Component Outline From Specific Subclasses](#)
- [Cadence Allegro DFA Table](#)

## Importing Allegro Geometry Properties

You can import geometry properties from the Cadence Allegro design, and store their values in ODB++ user-defined attributes. To do so, you need to create a file that lists the subclasses to extract, and then create a user attribute for each of those subclasses.

### Prerequisites

The subclasses associated with the geometry properties that you want to import are stored in the *geoms\_<pm>.out* file. See [“Generated Extract Files”](#) on page 46.

### Procedure

1. Create a file from which to extract the names of the geometry property subclasses:
  - a. In a text editor, create a list of the desired subclasses, specifying each subclass on a separate line.

For example, to import the “Alert” subclass, include this line:

```
Alert
```

- b. Do one of the following:

- Save the list to this file:

```
$ALLEGRO_BRD2ODB/added_comp_properties.txt
```

Where *\$ALLEGRO\_BRD2ODB* is the directory where the Siemens product integrated with Cadence Allegro is installed, typically:

```
C:\SiemensEDA\ODB++_INSIDE_CADENCE_ALLEGRO/brd2odb_<ver>
```

- Save the list as a text file under the name and in the location of your choice.

- c. If you saved the geometry properties file to an arbitrary path, set the system environment variable ALLEGRO\_GEOM\_PROP\_BRD2ODB with the full path to this file, including the file name: the subclasses listed here will be extracted during translation.



**Note:**

When the environment variable ALLEGRO\_GEOM\_PROP\_BRD2ODB is set with an explicit path to the component properties file, the `$ALLEGRO_BRD2ODB/added_comp_properties.txt` file is ignored, if it exists.

---

2. Map the specified geometry property subclasses to ODB++ user attributes:

- a. In a text editor, open the user attributes file:

`$ALLEGRO_BRD2ODB/fw/lib/misc/userattr`

- b. For each subclass listed in the geometry properties file, create a user attribute with the appropriate definitions:

- The Data Type must make logical sense:
  - Text — TEXT
  - True/False — BOOLEAN
  - Integer — INTEGER
  - Float — FLOAT
- The NAME must be identical to the subclass name, only in lowercase and with an underscore character ( `_` ) as a prefix.

For example, if the subclass name in the geometry file is “Alert,” the NAME definition should be “\_alert.”

- The ENTITY must be “feature.”

The attribute definitions in the following example capture the “Alert” subclass:

```
TEXT {  
  NAME=_alert  
  PROMPT=Alert  
  MIN_LEN=0  
  MAX_LEN=100  
  ENTITY=feature  
  DEF=
```

```
GROUP=Allegro
OPTIONS=
DEF_OPT=
}
```

If the attribute definitions are correct for the subclasses specified, a connection is established during translation and the appropriate ODB++ user attributes are assigned to features with the values as defined in Allegro.

## Importing Allegro Component Properties

You can import component properties from the Cadence Allegro design as ODB++Design component properties or as user-defined attributes. In each case, you need to create a file that lists the subclasses to be extracted during translation.

### Prerequisites

The subclasses associated with the component properties that you want to import are stored in the `geoms_<pm>.out` file. See [“Generated Extract Files”](#) on page 46.

### Procedure

1. Create a file from which to extract the names of the component property subclasses:
  - a. In a text editor, create a list of the desired subclasses, specifying each subclass on a separate line.

For example, to import the “Description” subclass, include this line:

```
Description
```

- b. Do one of the following:
  - Save the list to this file:  
`$ALLEGRO_BRD2ODB/added_comp_properties.txt`  
Where `$ALLEGRO_BRD2ODB` is the directory where the Siemens product integrated with Cadence Allegro is installed, typically:  
`C:\SiemensEDA\ODB++_INSIDE_CADENCE_ALLEGRO/brd2odb_<ver>`
  - Save the list as a text file under the name and in the location of your choice.
- c. If you saved the component properties file to an arbitrary path, set the system environment variable `ALLEGRO_COMP_PROP_BRD2ODB` with the full path to this file, including the file name: the subclasses listed here will be extracted during translation.



**Note:**

When the environment variable `ALLEGRO_COMP_PROP_BRD2ODB` is set with an explicit path to the component properties file, the `$ALLEGRO_BRD2ODB/added_comp_properties.txt` file is ignored, if it exists.

---





**Tip**

If you want the data in the specified subclasses to be imported to ODB++Design as component properties rather than component attributes, you are done and do not need to continue with the rest of this procedure.

---

2. (Optional) Map the specified component property subclasses to ODB++ user attributes:

a. In a text editor, open the user attributes file:

```
$ALLEGRO_BRD2ODB/fw/lib/misc/userattr
```

b. For each subclass listed in the component properties file, create a user attribute with the appropriate definitions:

- The Data Type must make logical sense:
  - Text — TEXT
  - True/False — BOOLEAN
  - Integer — INTEGER
  - Float — FLOAT
- The NAME must be identical to the subclass name, only in lowercase and with an underscore character ( `_` ) as a prefix.

For example, if the subclass name in the geometry file is “Description,” the NAME definition should be “\_description.”

- The ENTITY must be “component.”

The attribute definitions in the following example capture the “Description” subclass:

```
TEXT {  
  NAME=_description  
  PROMPT=Description  
  MIN_LEN=0  
  MAX_LEN=100  
  ENTITY=component  
  DEF=  
  GROUP=Allegro  
  OPTIONS=  
  DEF_OPT=  
}
```

If the attribute definitions are correct for the subclasses specified, a connection is established during translation and the appropriate ODB++ user attributes are assigned to components with the values as defined in Allegro.

## Deriving Component Outline From Specific Subclasses

You can import data in specific component subclasses as the component outline. To do so, you need to create a file that lists the subclasses to extract, and then specify those subclasses in the Additional Parameters dialog box during translation.

### Prerequisites

To be properly associated with the packages on the board, the component subclasses must be part of the Package Geometry class and must be added at the library level.

### Procedure

1. Using a text editor, specify the two subclasses in which the top and bottom component outlines are stored, as defined in Allegro. Put each name on a separate line, for example:

```
DISPLAY_TOP  
DISPLAY_BOTTOM
```

2. Do one of the following:

- Save the list to this file:

```
$ALLEGRO_ BRD2ODB/added_comp_subclasses.txt
```

Where *\$ALLEGRO\_ BRD2ODB* is the directory where the Siemens product integrated with Cadence Allegro is installed, typically:

```
C:\SiemensEDA\ODB++_INSIDE_CADENCE_ALLEGRO/brd2odb_<ver>
```

- Save the list as a text file under the name and in the location of your choice.
3. If in the previous step you saved the component subclasses file to an arbitrary path, set the system environment variable `ALLEGRO_COMP_SUBCLASSES_BRD2ODB` with the full path to this file, including the file name: the subclasses listed here will be used during translation.



**Note:**

When the environment variable `ALLEGRO_COMP_SUBCLASSES_BRD2ODB` is set with an explicit path to the component subclasses file, the *\$ALLEGRO\_ BRD2ODB/added\_comp\_subclasses.txt* file is ignored, if it exists.


---

### Results

Running the translation with the additional parameter Component Outline = User Defined and the names of the subclasses in the component subclasses file specified in the User Defined Top and User Defined Bottom fields sets the component outline with the data in those subclasses.

## Examples


Figure 1. Setting Component Outline to DISPLAY\_TOP and DISPLAY\_BOTTOM (Subclasses)




## Cadence Allegro DFA Table

The DFA Table defines the spacing required between various types of components. If the design contains this table, the information is extracted according to the Cadence Allegro version, and then imported into the product model. You can use this information during Valor NPI Assembly analysis when reporting to the component to component (c2c) spacing category.

### DFA Table Versions Prior to 17.4

Access: Click **DFA**  on the Cadence Allegro toolbar.

Data extracted to: *dfa\_<pm>.out*.



## DFA Table Versions Prior to 17.4

Access: In the Worksheet Selector pane, choose **Manufacturing > Design for Assembly > DFA Constraint Set > PkgToPkg Spacing**.

Data extracted to: *tech\_<pm>.out*.

The screenshot shows the Allegro Constraint Manager interface. On the left is the Worksheet Selector with categories like Electrical, Physical, Spacing, and Manufacturing. The main area shows constraint sets for DFAPKGS\_BOTTOM and DFAPKGS\_TOP. Below that is the DFA Spread Sheet Format section, which includes a grid of symbols (S:E and E:S) and a 'Default' field set to '25:25:25:25'. The DFA Table is the central focus, listing various package types and their associated DFA symbols. A callout box labeled 'package names' points to the 'Package Name' column, and another callout labeled 'DFA symbols' points to the 'Tant\_B' and 'Tant\_A' columns. At the bottom of the table, there is a 'Symbol names' input field and four buttons: 'Browse for Symbols...', 'Show symbol classifications...', 'Purge classified symbols', and 'Purge unused symbols'.

| Package Name  | Tstop           | Thru_Over_10_Hgt | Thru_2_5To10_Hgt | Tant_B          | Tant_A          | Sstop           | Sot             |
|---------------|-----------------|------------------|------------------|-----------------|-----------------|-----------------|-----------------|
| Bga           | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Brd_Feater... | 100:100:100:100 | 100:100:100:100  | 100:100:100:100  | 100:100:100:100 | 100:100:100:100 | 100:100:100:100 | 100:100:100:100 |
| Chip_0603     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Chip_0806     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Chip_1206     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Chip_1210     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Chip_2010     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Chip_3216     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Chip_6032     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Chip_7343     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Connector     | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Dimm          | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Led           | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Picc          | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Qfp           | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Qcap          | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Smt_mic       | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Soic          | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Sqj           | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Sot           | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Soop          | 20:20:20:20     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     | 20:20:20:20     | 20:20:20:20     |
| Tant_A        | 50:50:50:50     | 50:50:50:50      | 50:50:50:50      | 50:50:50:50     | 50:50:50:50     |                 |                 |

Information on using the DFA table is provided in the documentation for Valor NPI Assembly Analysis.

## Related Topics

[Generated Extract Files](#)

## Supported Features

---

These features are included in the translator.

- Class and Subclass Source Information
- Backdrill Depth, Stub Length, and Must Not Cut Layer
- Component Placement Logic
- Mask Layers Associated With Inner Copper Layers
- Padstack Types and Usage
- Test Point Shapes
- Intentional Shorts
- Components Excluded From BOM
- DFA Boundaries
- Partial ODB++ Design Output
- Flex Subtypes
- Boundary Elements
- Backdrill Size
- Dielectric Layer Subtypes
- Bend Areas
- Skipping Extraction of Net Impedance Average
- Package Height Properties
- CLASS\_CONSTRAINT\_REGION
- Translating Back-Drill Information
- Mirrored Padstacks
- COMPONENT KEEPOUT Class

## Class and Subclass Source Information

The Cadence Allegro origin of graphic elements is now stored in the ODB++ system attributes `.class_source` and `.eda_layers`.

### **.class\_source**

ODB++ entity: Feature

Description: The class and subclass used to create the feature. For example, the value `VIA CLASS:TOP` signifies that the graphic element originates from the TOP subclass within the VIA CLASS class.

### **.eda\_layers**

ODB++ entity: Layer

Description: The list of EDA classes and subclasses that were used to create the layer. The list is formatted as quoted name-value pairs separated by an ampersand (&). Each name-value pair indicates the class as the name and the subclass as the value. For example, the value `"VIA CLASS:TOP"&"PIN:TOP"&"ET CH:TOP"&"BOARD GEOMETRY:OUTLINE"` signifies that the generated ODB++ layer includes graphic elements from the TOP subclass within the VIA CLASS, PIN, AND ETCH classes and the OUTLINE subclass under the BOARD GEOMETRY class.

## Backdrill Depth, Stub Length, and Must Not Cut Layer


Backdrill data is read in from the *pins\_<pm>.out* file and the associated attributes are added to the design.

See “[Generated Extract Files](#)” on page 46.


## Component Placement Logic

The PLACEMENT\_LAYER field has been added to the *comps\_<pm>.out* file, with the value specifying the name of the copper layer on which the component should be placed.

For each value in the REFDES field, the translator uses the data in the SYM\_MIRROR, PLACEMENT\_LAYER, and EMBEDDED\_STATUS fields to determine the layer on which a component should be mounted and the orientation of the package relative to the placement layer. If the REFDES field is empty, the value is generated automatically.




- `SYM_MIRROR = NO` and `PLACEMENT_LAYER` is undefined — The component is placed on the outer copper layer on the top side of the design.




- `SYM_MIRROR = YES` and `PLACEMENT_LAYER` is undefined — The component is placed mirrored on the outer copper layer on the bottom side of the design.



- `SYM_MIRROR = NO` and `PLACEMENT_LAYER` is defined — The component is placed on the top side of the `PLACEMENT_LAYER`.




- `SYM_MIRROR = YES` and `PLACEMENT_LAYER` is defined — The component is placed on the bottom side of the `PLACEMENT_LAYER`.



- `SYM_MIRROR = GEOMETRY` and `PLACEMENT_LAYER` is defined — The component is placed on the inner copper layer specified in `PLACEMENT_LAYER`, in the orientation specified in the



EMBEDDED\_STATUS field as BODY\_UP or BODY\_DOWN so that the package is located on the top or bottom side of the placement layer, respectively.



See [“Generated Extract Files”](#) on page 46.

## Mask Layers Associated With Inner Copper Layers

The Type, Context, and Reference parameters of the solder mask, solder paste, and silk screen layers associated with inner copper layers are now set in a post-process function, based on the definitions in the films file.

In the resulting ODB++Design matrix, these layers are grouped by type and positioned above or below the copper layers, according to the side of their associated components. The order of layers in a group reflects the order of their reference copper layers.

Figure 2. ODB++Design Matrix With Inner Solder Paste, Silk Screen, and Solder Mask Layers

| Layers                | Type         | Subtype | Context | Polarity | Reference |
|-----------------------|--------------|---------|---------|----------|-----------|
| components            | components   |         | board   | Positive |           |
| • sst                 | silk_screen  |         | board   | Positive | top       |
| • inner_2_silkscreen  | silk_screen  |         | board   | Positive | isl2      |
| • spt                 | solder_paste |         | board   | Positive | top       |
| • smt                 | solder_mask  |         | board   | Positive | top       |
| • top                 | signal       |         | board   | Positive |           |
| • dielectric_0        | dielectric   |         | board   | Positive |           |
| • isl2                | signal       |         | board   | Positive |           |
| • dielectric_1        | dielectric   |         | board   | Positive |           |
| • bottom              | signal       |         | board   | Positive |           |
| • inner_2_soldermask  | solder_mask  |         | board   | Positive | isl2      |
| • smb                 | solder_mask  |         | board   | Positive | bottom    |
| • inner_2_solderpaste | solder_paste |         | board   | Positive | isl2      |
| • spb                 | solder_paste |         | board   | Positive | bottom    |
| • ssb                 | silk_screen  |         | board   | Positive | bottom    |
| • outline+1           | route        |         | board   | Positive |           |
| components            | components   |         | board   | Positive |           |
| • d_isl2_isl2         | drill        |         | board   | Positive |           |
| • drill               | drill        |         | board   | Positive |           |

Inner solder mask and solder paste layers connected to components on both sides are placed on the top side of the board.

The side of the inner silk screen layers for which no component reference exists is determined by the Mirrored flag in the EDA data.

See “Generated Extract Files” on page 46.

## Padstack Types and Usage

Hole type and padstack usage data is read in from the *padstacks\_<pm>.out* file and the associated attributes are added to the design.

See “Generated Extract Files” on page 46.

## Test Point Shapes

The translator now places test point shapes on dedicated top and bottom documentation layers that have the same name as in Cadence Allegro.

The location and graphical representation of a test point shape are read into the TEST\_POINT and PROBE\_FIGURE fields of the *pins\_<pm>.out* file.

See [“Generated Extract Files”](#) on page 46.

## Intentional Shorts

The translator now reads in intentional shorts data from Cadence. Known shorts are not reported as violations in Valor NPI Netlist Analyzer.

Shorted nets information is extracted to the NET\_SHORT field of the *pins\_<pm>.out* and *geoms\_<pm>.out* files, where the former provides the values for pins and vias, and the latter for SMD pads. During translation, these values are used to define the intentional short instances in the *<step\_name>/eda/shortf* file.

See [“Generated Extract Files”](#) on page 46.

## Components Excluded From BOM

The translator supports components marked as “BOM ignored” in Cadence Allegro.

Components with BOM\_IGNORE data are assigned the following attributes during translation:

- **Not Populated per BOM** (.no\_pop) — Designates the component as being not populated for the current version of the BOM.
- **Ignore Graphically/Output** (.comp\_ignore) — Designates the component as to be ignored when calculating statistics, or during certain operations, such as analysis.

See *comps\_<pm>.out* file [“Generated Extract Files”](#) on page 46.

## DFA Boundaries

The translator supports the DFA\_BOUND\_TOP and DFA\_BOUND\_BOTTOM sub-classes for the PART GEOMETRY class.

You can configure the translation to derive the component outline from the respective fields of the components file by setting the “Component Outline” parameter as described in [“Specifying Additional Parameters Pages”](#) on page 17.

## Partial ODB++ Design Output

The translator supports partial ODB++ output.

ODB++ Inside for Cadence Allegro now supports partial output based on a layer groups list. See [“Specifying Partial Export Parameters Page”](#) on page 15.

## Flex Subtypes

The translator supports flex subtypes.

The copper layers below and above the dielectric layer whose LAYER\_MATERIAL definition in the *layers\_<pm>.out* file matches one of the flexible dielectric material names listed for the configuration parameter *eda\_flex\_material*, are assigned the appropriate flex subtypes. See “Subtypes to Support Flex/Rigid Flex Manufacturing” in *Getting Started With ODB++Design*.

See “[Generated Extract Files](#)” on page 46.

## Boundary Elements

The translator reads in boundary elements to a documentation layer.

Boundary elements are surface areas used to create copper etch automatically within Allegro. If configuration parameter *eda\_cadence\_add\_boundary\_layer* = yes, a documentation layer is created for each record with in the *geoms\_<pm>.out* file with CLASS = BOUNDARY, using this naming convention: *boundary\_<layer\_name>*.

## Backdrill Size

The translator supports backdrill size.

Backdrill size is read from the corresponding field in the *pins\_<pm>.out* file. If this field does not exist, the drill padstack definition is the backdrill size. See “[Generated Extract Files](#)” on page 46.

## Dielectric Layer Subtypes

The translator supports Layer Subtypes for prepreg and core dielectric layers.

Layer Subtype for dielectric layers is read from the LAYER\_FUNCTION field of the *layers\_<pm>.out* file:

- **LAYER\_FUNCTION = DIELECTRIC\_CORE** — Layer Subtype = core
- **LAYER\_FUNCTION = DIELECTRIC\_PREPEG** — Layer Subtype = prepreg
- **LAYER\_FUNCTION ≠ DIELECTRIC\_CORE, DIELECTRIC\_PREPEG** — No Layer Subtype is provided

## Bend Areas

The translator supports bend areas.

If the Cadence Allegro design contains bend areas, this information is stored in the ODB++ product model in a layer named *bend\_area*. This is a positive board layer of type mask and subtype *bend\_area*. Bend area information is used in rigid flex analysis.

## Skipping Extraction of Net Impedance Average

During export from Allegro, the attribute `NET_IMPEDANCE_AVERAGE` is calculated for each net.

The `valor_ext.il` import script prompts for permission to skip this time consuming calculation, if the information is not required. As a result, extraction time is reduced.

## Package Height Properties

Cadence Allegro properties `package_height_min` and `package_height_max` are interpreted to match their meaning in Cadence Allegro.

The usage of each of the properties depends on whether the other property is defined.

- **package\_height\_max** — The height of the component.

This is stored in the ODB++ component attribute `.comp_height` (Height).

The property `package_height_max` is not considered when `package_height_min` is specified.

If `package_height_min` is not specified, `package_height_max` is used to indicate whether all components or no components can be placed in the area, regardless of their height:


- **package\_height\_max = 0** — Any components can be placed in this area.
- **package\_height\_max0** — No components can be placed in this area.
- **package\_height\_min** — The amount of space under the component. This is the lower limit of the height of the keepout area. If this value is specified for a keepout area, only components with height less than this value can be placed in this area.

If a component is defined in Allegro as having a value for property `package_height_min` or if there are areas of the component with values for `package_height_min`, this information is stored with the product model, and can be used during component analysis.

A layer (`height_top`) is created in ODB++ to store height information for areas where there is space underneath components. In this layer, the maximum height of components that can be placed in a particular area is defined in the ODB++ feature attribute `.drc_max_height` (Maximum Height for Component). This attribute is set to the value of `package_height_min` for components, or for areas of components, where `package_height_min` is specified.



## Example of a Component With Multiple Areas

In the example, `RefDes J8B1` is a component with three areas defined.



These are the areas as defined in Cadence Allegro:


| Area   | Definition   |
|--------|--|
| Area A | <pre> Show Element File Close Help LISTING: 1 element(s) &lt; FILLED RECTANGLE &gt; class      PACKAGE GEOMETRY subclass   PLACE_BOUND_TOP xy-lower   xy-upper Rectangle Top: (9472.00 12192.50) (9768.00 12192.50) Rectangle Bottom: (9472.00 11724.50) (9768.00 11724.50)  Height: 468.00 mils Width: 296.00 mils Area: 138528.000 square mils rotation: 0.000 degrees reference designator: J8B1  Properties attached to filled rectangle CLIP_DRAWING = CLIP_308 PACKAGE_HEIGHT_MAX = 930 MIL PACKAGE_HEIGHT_MIN = 230 MIL                     </pre> <p>The screenshot shows the 'Show Element' dialog box with the following details for Area A:                     <ul style="list-style-type: none"> <li>Class: PACKAGE GEOMETRY</li> <li>Subclass: PLACE_BOUND_TOP</li> <li>Rectangle Top: (9472.00 12192.50) (9768.00 12192.50)</li> <li>Rectangle Bottom: (9472.00 11724.50) (9768.00 11724.50)</li> <li>Height: 468.00 mils</li> <li>Width: 296.00 mils</li> <li>Area: 138528.000 square mils</li> <li>rotation: 0.000 degrees</li> <li>reference designator: J8B1</li> <li>Properties attached to filled rectangle:                             <ul style="list-style-type: none"> <li>CLIP_DRAWING = CLIP_308</li> <li>PACKAGE_HEIGHT_MAX = 930 MIL</li> <li>PACKAGE_HEIGHT_MIN = 230 MIL</li> </ul> </li> </ul> </p> |

| Area   | Definition   |
|--------|--|
| Area B |  <pre> Show Element File Close Help LISTING: 1 element(s) &lt; FILLED RECTANGLE &gt; class      PACKAGE GEOMETRY subclass   PLACE_BOUND_TOP xy-lower   xy-upper Rectangle Top: (9472.00 11724.50) (9768.00 11724.50) Rectangle Bottom: (9472.00 6174.50) (9768.00 6174.50)  Height: 5550.00 mils Width: 296.00 mils Area: 1642800.000 square mils  rotation: 0.000 degrees reference designator: J8B1  Properties attached to filled rectangle CLIP_DRAWING = CLIP_308 PACKAGE_HEIGHT_MAX = 930 MIL </pre>                           |
| Area C |  <pre> Show Element File Close Help LISTING: 1 element(s) &lt; FILLED RECTANGLE &gt; class      PACKAGE GEOMETRY subclass   PLACE_BOUND_TOP xy-lower   xy-upper Rectangle Top: (9472.00 6174.50) (9768.00 6174.50) Rectangle Bottom: (9472.00 5706.50) (9768.00 5706.50)  Height: 468.00 mils Width: 296.00 mils Area: 138528.000 square mils  rotation: 0.000 degrees reference designator: J8B1  Properties attached to filled rectangle CLIP_DRAWING = CLIP_308 PACKAGE_HEIGHT_MAX = 930 MIL PACKAGE_HEIGHT_MIN = 230 MIL </pre> |

- The main part of the component (Area B in the example) is resting on the board, so it has no value for package\_height\_min.
- At the two ends of the component (Area A and Area C in the example), there is a space of height 230 mil underneath. A component that is placed under an end area of this component is not reported as an error if its height is less than 230 mil.

### Example of Keepout Areas Based on Package Height Properties




In the example, several areas are defined.




These are the areas as defined in Cadence Allegro:

| Area   | Definition  |
|--------|---|
| Area K | <pre> Show Element File Close Help Area: 25156.000 square mils exterior boundary: s (3519.00 12591.00) xy (8 s Area K (3519.00 12395.00) xy (8 segment:xy (8648.00 12395.00) xy (8 segment:xy (8648.00 12590.00) xy (8 segment:xy (8520.00 12590.00) xy (8 segment:xy (8520.00 12591.00) xy (8 Properties attached to shape PACKAGE_HEIGHT_MAX = 3 MIL                     </pre> |



| Area   | Definition   |
|--------|--|
| Area P |  <p><b>Area P</b></p> <pre> PACKAGE KEEPOUT BOTTOM Shape is solid filled Area: 12890154.000 square mils  exterior boundary: segment:xy (11538.50 11451.00) xy ( segment:xy (11538.50 6449.00) xy (8 segment:xy (8961.50 6449.00) xy (89 segment:xy (8961.50 11451.00) xy (1                     </pre>   |
| Area X |  <p><b>Area X</b></p> <pre> Shape is solid filled Area: 71325.000 square mils  exterior boundary: segment:xy (8514.00 12857.00) xy (8 segment:xy (8831.00 12857.00) xy (8 segment:xy (8831.00 12632.00) xy (8 segment:xy (8514.00 12632.00) xy (8  Properties attached to shape PACKAGE_HEIGHT_MAX = 0 MIL                     </pre>   |
| Area Y |  <p><b>Area Y</b></p> <pre> exterior boundary: segment:xy (5610.00 13000.00) xy (5 segment:xy (5610.00 13000.00) xy (8 segment:xy (8498.00 13000.00) xy (5 segment:xy (8498.00 11916.00) xy (8 segment:xy (8112.00 11916.00) xy (8 segment:xy (8112.00 12380.00) xy (6 segment:xy (6362.00 12380.00) xy (6 segment:xy (6362.00 11829.00) xy (5  Properties attached to shape PACKAGE_HEIGHT_MIN = 492 MIL                     </pre> |

| Area   | Definition   |
|--------|--|
| Area Z |  |

The example shows these areas:

| Area | package_height_min | package_height_max | Components Allowed | Description  |
|------|--------------------|--------------------|--------------------|--|
| X    | not specified      | 0                  | all                | package_height_max = 0   |
| Y    | 492 mil            | not specified      | height < 492 mil   |  |
| Z    | 433 mil            | 600 mil            | height < 433 mil   | package_height_max is not considered when package_height_min is specified. |
| K    | not specified      | 3 mil              | none               | package_height_max > 0   |
| P    | not specified      | not specified      | none               | Neither property is specified.   |

## CLASS\_CONSTRAINT\_REGION

ODB++ Inside for Cadence Allegro supports class type CLASS\_CONSTRAINT\_REGION that was added to Cadence Allegro version 16.

## Translating Back-Drill Information

If the Cadence Allegro design contains back-drill information, new drill layers are created, for each drill span, to include this information.

Recent versions of Cadence Allegro implement back-drilling via the net property BACKDRILL\_MAX\_PTH\_STUB, with the value denoting the maximum depth of the back-drill.

During translation, backdrills are added for pins/via holes and to existing drills. The span cannot be from top to bottom but must start or end with the top/bottom. A new layer is added for each backdrill span.

## Mirrored Padstacks

If a via is mirrored, or if a pin is used for a component on the bottom of the board, padstack information is taken from the mirrored layer.

## COMPONENT KEEPOUT Class

The COMPONENT KEEPOUT class works like the PACKAGE KEEPOUT class.

