**SIEMENS EDA** 

# ODB++ Inside for Cadence<sup>®</sup> Allegro<sup>®</sup>

Software Version 2504 April 2025



Unpublished work. © 2025 Siemens

This Documentation contains trade secrets or otherwise confidential information owned by Siemens Industry Software Inc. or its affiliates (collectively, "Siemens"), or its licensors. Access to and use of this Documentation is strictly limited as set forth in Customer's applicable agreement(s) with Siemens. This Documentation may not be copied, distributed, or otherwise disclosed by Customer without the express written permission of Siemens, and may not be used in any way not expressly authorized by Siemens.

This Documentation is for information and instruction purposes. Siemens reserves the right to make changes in specifications and other information contained in this Documentation without prior notice, and the reader should, in all cases, consult Siemens to determine whether any changes have been made.

No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Siemens whatsoever.

If you have a signed license agreement with Siemens for the product with which this Documentation will be used, your use of this Documentation is subject to the scope of license and the software protection and security provisions of that agreement. If you do not have such a signed license agreement, your use is subject to the Siemens Universal Customer Agreement, which may be viewed at https://www.sw.siemens.com/en-US/sw-terms/base/uca/, as supplemented by the product specific terms which may be viewed at https://www.sw.siemens.com/en-US/sw-terms/supplements/.

SIEMENS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS DOCUMENTATION INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. SIEMENS SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL OR PUNITIVE DAMAGES, LOST DATA OR PROFITS, EVEN IF SUCH DAMAGES WERE FORESEEABLE, ARISING OUT OF OR RELATED TO THIS DOCUMENTATION OR THE INFORMATION CONTAINED IN IT, EVEN IF SIEMENS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

**TRADEMARKS:** The trademarks, logos, and service marks (collectively, "Marks") used herein are the property of Siemens or other parties. No one is permitted to use these Marks without the prior written consent of Siemens or the owner of the Marks, as applicable. The use herein of third party Marks is not an attempt to indicate Siemens as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A list of Siemens' Marks may be viewed at: https://www.plm.automation.siemens.com/global/en/legal/trademarks.html. The registered trademark Linux<sup>®</sup> is used pursuant to a sublicense from LMI, the exclusive licensee of Linus Torvalds, owner of the mark on a world-wide basis.

## **About Siemens Digital Industries Software**

Siemens Digital Industries Software is a global leader in the growing field of product lifecycle management (PLM), manufacturing operations management (MOM), and electronic design automation (EDA) software, hardware, and services. Siemens works with more than 100,000 customers, leading the digitalization of their planning and manufacturing processes. At Siemens Digital Industries Software, we blur the boundaries between industry domains by integrating the virtual and physical, hardware and software, design and manufacturing worlds. With the rapid pace of innovation, digitalization is no longer tomorrow's idea. We take what the future promises tomorrow and make it real for our customers today. Where today meets tomorrow. Our culture encourages creativity, welcomes fresh thinking and focuses on growth, so our people, our business, and our customers can achieve their full potential.

Support Center: https://support.sw.siemens.com

Send Feedback on Documentation: https://support.sw.siemens.com/doc\_feedback\_form

## **Table of Contents**

ODB++Design Export	. 1-1
Translating a Design to ODB++Design Format	
Saving the Configuration	
Editing the Matrix File	
ODB++ Inside Wizard Pages	
Specifying File Options and Output Options Page	
Specifying Partial Export Parameters Page	
Specifying Additional Parameters Pages	
Troubleshooting	
Segmentation of Large Features After Translation	. 1-21
Handling a Design With No Artwork Defined	
An APD Arc With The Start Point Near The End Point Is Shifted	
Surfaces in Gerber Have Round Corners	
P&G Layers Translated From Gerber Have Different Thermals	
The Frame Around Negative Plane Layers Does not Match Gerber Layers	
For A Plane Layer With Split Planes, The Split Lines Do Not Match the Gerber	
Translated Plane Layers Are Negative, and Gerber Layers Are Positive	
On Layer 'sst', Some RefDeses Fall Under the Components	
The ODB++ Silk Screen Layer Shows Outlines Instead of Filled Shapes An Allegro Extract File Gives Illegal Feature Coordinates Error	
Translator Reports 'REFDES is illegal - changed to undefined symbol'	
A Signal Layer Translates as a misc Document Layer	
Packages Have Extra Pins Not Related to the Components	
The brd File Does Not Match the Gerber Silk Layer Data	
System Administrator Notes	2-1
Running the Translator from Design Workbench	
ODB++Design Entity Naming Rules	
ODB++ Inside Environment Variables	
Configuration Parameters	
Command Line Parameters	
Thermal Model Configuration	
Structure of the Thermal Model File	
Thermal Model Examples	2-24
Generated Extract Files	. 2-27
Information Acquired from Cadence Allegro Data	.2-37
Importing Allegro Geometry Properties	
Importing Allegro Component Properties	
Deriving Component Outline From Specific Subclasses	. 2-41
Cadence Allegro DFA Table	
Supported Features	
Unconnected Pad Suppression	
Class and Subclass Source Information	2-48

Backdrill Depth, Stub Length, and Must Not Cut Layer	2-49
Component Placement Logic	
Mask Layers Associated With Inner Copper Layers	
Padstack Types and Usage	
Test Point Shapes	2-55
Intentional Shorts	
Components Excluded From BOM	
DFA Boundaries	
Partial ODB++ Design Output	2-59
Flex Subtypes	
Boundary Elements	
Backdrill Size	
Dielectric Layer Subtypes	2-63
Bend Areas	
Skipping Extraction of Net Impedance Average	2-65
Package Height Properties	
CLASS_CONSTRAINT_REGION	
Translating Back-Drill Information	
Mirrored Padstacks	
COMPONENT KEEPOUT Class	

## List of Figures

Figure 2-1: Setting Component Outline to DISPLAY_TOP and DISPLAY_BOTTOM	
(Subclasses)2-	42
Figure 2-2: ODB++Design Matrix With Inner Solder Paste, Silk Screen, and Solder Mask	
Layers	52

## **List of Tables**

Table 1-1: File Options	1-8
Table 1-2: Translator Actions	
Table 1-3: Specifying Additional Parameters - Page 1	1-13
Table 1-4: Specifying Additional Parameters - Page 2	1-17
Table 1-5: Specifying Configuration Parameters Page	1-19
Table 2-6: Additional Parameter "Fully isolated pads"	2-46
Table 2-7: Additional Parameter "Don't suppress pads on blind/buried edges"	2-47

## 1. ODB++Design Export

ODB++Design format can capture all CAD or EDA assembly and PCB fabrication information in a single, unified file structure. ODB++ Inside is installed as part of Cadence Allegro to allow you to export a design to ODB++Design and to view the resulting ODB++ product model.

ODB++ Inside for Cadence Allegro contains the following components:

- **BRD2ODB translator** Converts .*out* files, generated by Cadence Allegro, to ODB++Design version 8 or ODB++ version 7. The name of the Cadence Allegro design is contained in the names of the .*out* files. See Generated Extract Files.
  - If you are running the translator from within Cadence Allegro, you can specify a .*brd* file as the input path.
  - If you are running ODB++ Inside stand-alone, you must specify a directory containing the .*out* files that have been extracted from Cadence Allegro.
- **ODB++ Viewer** Displays the resulting ODB++Design information, graphically. See **ODB++ Viewer User Guide**.

When Allegro is to be launched from the Allegro Design Workbench, environment variable PCBDW\_USER\_PATH must be set when ODB++ Inside is installed, as described in **Running the Translator** from Design Workbench.

The translator supports files from version 11 through 17.2 of these Cadence Allegro products:

- .brd file From Cadence Allegro PCB Designer
- .mcm file From Cadence Allegro Package Designer (APD)
- .sip file From Cadence SIP

The translator does not include the option to save as the earlier ODB++ Version 6. This functionality was removed so that there is no confusion over what should be sent to manufacturing. Manufacturers must use a software version capable of reading ODB++ Version 7 or ODB++Design Version 8 format. Mentor Graphics Frontline applications such as Genesis work with a variation of the ODB++Design format, but they can import and use the ODB++ Version 7 and the ODB++Design Version 8 format.

Translating a Design to ODB++Design Format	1-2
Saving the Configuration	1-3
Editing the Matrix File	
ODB++ Inside Wizard Pages	
Troubleshooting	
Troubleshooting	1-21

## Translating a Design to ODB++Design Format

You use the ODB++ Inside for Cadence Allegro translator to specify parameters and to run the translation, to export a Cadence Allegro design to an ODB++ product model.

**Restrictions and Limitations** 

The maximum number of layers that can be translated from Cadence Allegro to ODB++ is 1024.

#### **Prerequisites**

- Environment variables have been set. See ODB++ Inside Environment Variables.
- Configuration parameters have been set. See **Configuration Parameters**.
- Thermal models have been configured. See Thermal Model Configuration.

#### Procedure

- 1. Launch ODB++ Inside from within Cadence Allegro or stand-alone:
  - From within Cadence Allegro, choose File > Export > ODB++ Inside or click .



- Use a line mode command to activate the stand-alone translator:
  - Windows:

```
"%ALLEGRO_BRD20DB%/brd2odb.exe" -gui
```

• UNIX:

\$ALLEGRO\_BRD20DB/brd2odb -gui

See Command Line Parameters.

2. Specify the information described in Specifying File Options and Output Options Page.

#### Restriction

Non-ASCII characters in the pathname are not supported.

- If you are running ODB++ Inside from within Cadence Allegro, you can specify a .brd file as the input path.
- If you are running ODB++ Inside stand-alone, you must specify a directory containing the .*out* files that have been extracted from Cadence Allegro. See Generated Extract Files.
- 3. If you have selected Export Option = Partial, specify the partial export parameters as described in Specifying Partial Export Parameters Page.

- 4. If you have selected Show more options = Yes, specify the information as described in **Specifying** Additional Parameters Pages.
- 5. Click **Next** on the last page of parameters to perform the translation.
- 6. If you want to restart the wizard and re-enter the options, click **Setting** > **Reset Wizard**.

#### Results

The product model is written in ODB++Design format to the specified location.

If you have selected Open ODB++ viewer = Yes, the ODB++ Inside wizard pauses and prompts you to verify the creation of the job. Click **Close** to exit the application:

Wiz	_		×
Stage 1 of Verify the cr Close to exi	eation o	dication.	. Press

ODB++ Viewer opens, displaying the product model as described in **ODB++ Viewer User Guide**.

## Saving the Configuration

If you will be using the same configuration parameters for several translations, you can save the configuration to a file.

You can save the configuration to the standard user location, to the standard system location, or to another location. The user-level configuration, if it exists, is loaded when ODB++ Inside starts. Otherwise, the system-level configuration is used to supply default values for the wizard.

**Prerequisites** 

Run the ODB++ Inside wizard as described in **Translating a Design to ODB++Design Format**.

**Procedure** 

#### 1. Choose Setting > Save Config.

The Save wizard configuration file dialog box opens.

1	ntorgraphics\ODB++_	Inside_Cg	pro \brd 2odb	o_MAINLINE\sys\wizards 📩 🔇 🔘 🕻	•	
S My Computer	Name	/ Size	Туре	Date Modified		
	1					
e name: brd2odb.co	l onfig.xml				Save	2

2. Specify the parameter values:

Parameter	Description
Look in:	The directory in which to save the configuration file. This can be the standard user location or the standard system location, or another location.
	<ul> <li>To store files at the user location, click the User button. The user location is displayed in this field.</li> </ul>
	If there is a file saved at the user location, it is loaded when ODB++ Inside opens.
	• To store the file at the system location, click the <b>System</b> button.The system location is displayed in this field.
	This configuration is loaded when ODB++ Inside opens, if there is no configuration file in the user location.
	• You can save the configuration file in another location. To use the parameter settings, copy the file to the standard name, in either the user location or the system location, before opening ODB++ Inside.
File name	The file name to which to save the configuration.
	If you are storing the file at the user location or at the system location, and you want the wizard to load the default values from this file on startup, save the configuration to the standard file name: <i>brd2odb.config.xml</i> .
	If you are storing the configuration at a different location, to a file that will be copied to the user location or the system location as needed, you can specify any file name.
Files of type	If you are storing the file at the user location or at the system location, leave the default file type.

## **Editing the Matrix File**

If necessary, you can edit the information about the layers that were extracted from the Cadence Allegro design. For each layer you can edit the context, type, polarity, and side.

The options of the matrix file editor are equivalent to the options on the Artwork Control Form dialog box of Cadence Allegro.

Layers are translated according to the data taken from the files *layers\_<product\_model>.out* and *films\_<product\_model>.out*. It is not unusual to find data for copper layers mixed with document layers.

The translator designates the top and bottom layers according to the pairs of class | sub-class ETCH| <*layer\_name>*. If several layers contain these pairs, the first one found is used. To avoid the mixing and duplication of layer data, it is necessary to edit the matrix file before translation.

The first time a design is translated, it does not usually contain a matrix file.

#### **Procedure**

1. Use the drop-down lists in the Cadence Matrix File Editor window to edit parameters so that each layer is correctly defined.

Cad	dence Matrix File Ed	ditor				?	×
File	e						
	Name	Context	Туре	Polarity	Side	Classes	<u>^</u>
1	sst	board	55	pos	top	REF DES  SILKSCREEN_TOP:	
2	spt	board	sp	pos	top	VIA CLASS  PASTEMASK TOP: VIA CLASS  SOLDERMASK T	
3	smt	board	sm	pos	top		
4	top	board	sig	pos	top	VIA CLASS	•
Ma	trix file: was loade	d successfully	(	haday hada	dadada.		
Und	defined line w	idth	: 6.000		mesoa eta unas		
Г	Full contact	thermal-re	lief				
Г	Suppress unco	nnected pa	da				
Г	Suppress shape	e fill					

- If you change a top or bottom layer to a document layer, its name is changed to what it was originally.
- If you change a document layer to a signal layer, its name is assigned according to the ETCH sub-class found in it.

Make sure that changes to layers remain synchronized. For example, signal must be assigned side = top or bottom and power and ground layers must be side = inner. They cannot be of context misc. Document layers must be assigned side = auto and polarity = pos. Unsynchronized data causes incorrect translation.

Option	Description
Full contact thermal-	Controls the creation of thermal symbols on a specific layer.
relief	<ul> <li>selected — Suppresses the creation of thermal symbols.</li> </ul>
	• cleared — Creates thermal symbols, if they are defined, in this way:
	<ul> <li>If there are <thermal name="" symbol="">.outdra files, thermal symbols are added as defined in these files.</thermal></li> </ul>
	<ul> <li>If there are no <i>outdra</i> files, and Use thermal model file = Use file was specified in the wizard, the thermal model specified in Set filename of thermal model is searched. If there are thermal symbols defined there, they are added.</li> </ul>
	The file <i>valor_ex.il</i> creates ASCII files named <i><thermal i="" symbol<=""> <i>name&gt;.outdra</i> if there are DRA files with the design. These files are used to create thermal symbols. Each file defines one thermal symbol. Only the thermals for which there are <i>outdra</i> files are replaced.</thermal></i>
Suppress unconnected pads	Controls whether unconnected pads are suppressed for the selected layer.
Suppress shape fill	Controls the creation of the laminate area for the selected layer during translation.
	<ul> <li>selected — Creation of the laminate area is suppressed. The design must have filled areas replaced with separation lines in Power &amp; Ground layers.</li> </ul>
	<ul> <li>cleared — By default, text on P&amp;G layers is translated with negative polarity. This reads product models in the same way the -s switch is used in the Allegro Artwork command. The laminate area is created for all negative layers by creating a single surface consisting of the board outline (filled) with all split plane areas subtracted from it. Creation of the laminate area in ODB++ is equivalent to the "shapefill" algorithm in Allegro (the -s switch is used to suppress the shapefill algorithm).</li> </ul>

2. Set options for thermal relief, unconnected pads, and shape fill for each layer.

3. Choose **File** > **Save** to save the corrections. You can specify the edited matrix file in Matrix file so that the translation creates layers according to the file.

## ODB++ Inside Wizard Pages

The ODB++ Inside wizard comprises a set of pages that lead you through the translation stages: setting the file options and output options, configuring partial output, setting additional translation parameters, and running the translation.

The pages are listed in order of execution of the wizard stages:

Specifying File Options and Output Options Page	. 1-8
Specifying Partial Export Parameters Page	1-11
Specifying Additional Parameters Pages	1-13

## Specifying File Options and Output Options Page

You access this page while performing Step 2 of the procedure "Translating a Design to ODB++Design Format".

You must provide input and output paths and output options needed by the translator, and select actions to be performed by the translator.

**Objects** 

#### Table 1-1: File Options

Object	Description
Input path	<ul> <li>The input path of the Allegro design.</li> <li>Click is to browse to a file or a directory.</li> <li>If you are running ODB++ Inside from within Cadence Allegro, you can specify a .brd file as the input path. If you are running ODB++ Inside stand-alone, you must specify a directory containing .out files that have been extracted from Cadence Allegro.</li> <li>See Generated Extract Files.</li> </ul>
Output path	The path for the ODB++Design output. Click 📧 to browse to a file or a directory.
Output product model name	The name of the ODB++Design product model to be created.

#### Table 1-2: Translator Actions

Field	Description
Create Archive	Controls the format of the ODB++Design output.
	Uncompressed (default)
	• <b>Tar</b> — Compresses the ODB++Design folders into a tared file.
	<ul> <li>Tar gzip (.tgz) — Compresses the ODB++Design folders into a tared and zipped tgz file.</li> </ul>
Keep Net names	Controls whether net names are renamed numerically or are kept as their original names.

Field	Description
Remove EDA Data	Removes component/package data.
Open ODB++ Viewer	Opens the ODB++ Viewer application to display the imported design, when the translation completes. The ODB++ Inside wizard remains open, but is paused.
	The wizard displays the message Verify the creation of the job. Click <b>Close</b> to exit the application.
	₩iz — □ ×
	Stage 1 of 1. Verify the creation of the job. Press Close to exit the application.
	The ODB++ Viewer opens, displaying the resulting ODB++Design data.
	To close ODB++ Viewer and the ODB++ Inside wizard, perform one of these tasks:
	• Choose <b>File</b> > <b>Exit</b> to close the ODB++ Viewer.
	• In the Wizard Paused message box, click <b>Close</b> .
	If your examination of the ODB++Design data indicates that you need to change import parameters, you can click <b>Setting</b> > <b>Reset Wizard</b> in the ODB++ Inside wizard to restart the wizard. If you have saved your configuration, you only need to enter the parameters that need to be changed.
	See ODB++ Viewer User Guide.
Export Option	Controls how much data is exported to ODB++Design:
	• Full — All information in the design Export Fabrication.
	<ul> <li>Partial — You can select which data is exported. See Specifying Partial Export Parameters Page.</li> </ul>
	• <b>FAB</b> — Exports layers and data options for fabrication:
	<ul> <li>Physical nets - output for net points</li> </ul>
	<ul> <li>Outer copper layers</li> </ul>

Field	Description
	Silk Screen layers
	Solder Paste layers
	<ul> <li>Solder Mask layers</li> </ul>
	• Drill / Rout layers
	Document layers
	• Inner layers
	• <b>ASSY</b> — Exports layers and data options for assembly:
	<ul> <li>Components/Packages &amp; Logical nets - components + logical nets (net nodes/net attributes/net properties)</li> </ul>
	<ul> <li>Physical nets - output for net points</li> </ul>
	<ul> <li>Outer copper layers</li> </ul>
	Silk Screen layers
	Solder Paste layers
	<ul> <li>Solder Mask layers</li> </ul>
	• Drill / Rout layers
	Document layers
ODB++Design version to	One of these ODB++Design versions:
export job	ODB++Design Version 8
	ODB++ Version 7
Show more options	Activates the options for setting additional parameters as described in Table 1-3 through Table 1-5.
Next	Does one of the following:
► Next	<ul> <li>If you selected Export Option = Partial, displays Specifying Partial Export Parameters Page.</li> </ul>
	<ul> <li>If you selected Export Option ≠ Partial AND Show more options = Yes, displays Specifying Additional Parameters Pages.</li> </ul>
	<ul> <li>If you selected Export Option ≠ Partial AND Show more options = No, runs the translation.</li> </ul>

## Specifying Partial Export Parameters Page

You access this page while performing Step 3 of the procedure "Translating a Design to ODB++ Format".

You can specify which information should be extracted from the design.

#### **Objects**

Object	Description
Outer layers	Yes / No
	Controls whether to include the outer layers in the ODB++ product model.
Inner layers	Yes / No
	Controls whether to include the inner layers in the ODB++ product model
Silk Screen layers	Yes / No
	Controls whether to include the silk screen layers in the ODB++ product model.
Solder Paste layers	Yes / No
layers	Controls whether to include the solder paste layers in the ODB++ product model.
Solder Mask layers	Yes / No
layers	Controls whether to include the solder mask layers in the ODB++ product model.
Drill/Rout layers	Yes / No
layers	Controls whether to include the drill/rout layers in the ODB++ product model.
Document layers	Yes / No
layers	Controls whether to include the document layers in the ODB++ product model.
Physical nets	Yes / No
	Controls whether to include the net names in the ODB++ product model.
Miscellaneous layers	Yes / No

Object	Description
	Controls whether to include the miscellaneous layers in the ODB++ product model.
Remove component details	Yes / No Controls whether to exclude attributes and properties of the components from the ODB++ product model.
Back	Displays the Specifying File Options and Output Options Page.
Next	<ul> <li>Does one of the following:</li> <li>If you selected Show more options = Yes, displays the Specifying Additional Parameters Pages.</li> </ul>
	• If you selected <b>Show more options = No</b> , runs the translation.

## **Specifying Additional Parameters Pages**

You access these pages while performing Step 4 of the procedure "Translating a Design to ODB++ Format."

You can specify additional and configuration parameters.

#### **Objects**

Table 1-3: Specifying Additional	Parameters - Page 1
----------------------------------	---------------------

Object	Description
Outline size (inches)	When creating negative plane layers, the size of the frame is the value of this parameter. For accurate translation this value should match the -o option in the Cadence Allegro artwork program. If these two parameters differ, the frame will be created according to the value in Outline size. The value is in inches.
	The field allows a precision of up to four digits. For example, 0.4321.
Symbol tolerance (mils)	The system compares shapes that are input, with symbols previously input in the same session, and with standard and semi-standard system symbols.
	• 0 — only if the input shape exactly matches a system symbol, is the system symbol used. If it does not match, the input shape is used "as is" without change.
	<ul> <li>positive value — the input shape is compared to system symbols within the tolerance specified. If it can be matched, the system symbol is used.</li> </ul>
	Use this parameter as appropriate for the type of file you expect to input. The lower the tolerance the more critical the system is in judging that shapes are equivalent. The value is specified in mils.
	The field allows a precision of up to four digits. For example, 0.2134.
Create Rout From Artwork Layer	Controls how the rout is created:
	<ul> <li>If the field contains the name of a valid layer, as specified in the Allegro artwork, the features in that layer are used to create an ODB+</li> <li>+ rout layer with the original name.</li> </ul>
	• If this field is empty, or contains the name of a non-existing layer, the translation creates a rout layer named "profile" by merging the features from the following Allegro artwork CLASS/SUBCLASS in the <i>geoms_<pm>.out</pm></i> file:
	<ul> <li>If DESIGN_OUTLINE data exists (Allegro 17.2 or later):</li> </ul>

Object	Description
	"BOARD GEOMETRY:DESIGN_OUTLINE"&"BOARD GEOMETRY:CUTOUT"
	<ul> <li>If DESIGN_OUTLINE data does not exist (older versions):</li> </ul>
	"BOARD GEOMETRY:OUTLINE"&"BOARD GEOMETRY:CUTOUT"
	Related line mode command switch is -ral. See Command Line Parameters.
Component Outline	Controls how the component outline is created.
	• <b>Placebound</b> — (Recommended) If place bound shapes are available (PART GEOMETRY sub-classes PLACE_BOUND_TOP and PLACE_BOUND_BOTTOM), they are used for the component outline. Otherwise, the limits of the assembly features are used.
	• Assembly — The limits of the assembly features are used. A heuristic algorithm attempts to determine the actual component outline from the collection of data on the sub-classes ASSEMBLY_TOP and ASSEMBLY_BOTTOM of the package geometry. This may result in an unexpected component outline if the data defining it is not complete in terms of ODB++, that is, a well defined closed polygon.
	<ul> <li>DFA — If DFA boundaries data exists, the component outline is taken from the PART GEOMETRY sub-classes DFA_BOUND_TOP and DFA_BOUND_BOTTOM. Otherwise, pin bounding boxes are used.</li> </ul>
	<ul> <li>User Defined — The component outline is taken from the sub- classes specified in the User Defined Top and User Defined Bottom fields.</li> </ul>
	If geometry data exists on both sides of the board, the sub- class providing the outline is determined by the SYM_MIRROR, PLACEMENT_LAYER, and EMBEDDED_STATUS data. See <b>Component</b> <b>Placement Logic</b> .
User Defined Top	Available only when Component Outline = User Defined.
User Defined Bottom	Specify the top and bottom subclasses from which the component outline is taken.
	These fields must be set with the values specified in the component subclasses file. See <b>Deriving Component Outline From Specific</b> Subclasses.
Padflash	Allegro pad definitions can have padflash codes that override the pad size information for the padstack. This information is extracted into the twelfth field of the pad extract file ( <i>pads_<brd name="">.out</brd></i> ).

Object	Description
	For instance, on fiducials, a designer defines a padstack called FID120RD40RD that appears in Allegro as a 120 mil diameter pad with a 120 mil diameter solder mask. It also has a padflash definition of RD40.
	• <b>Ignore</b> — (default) The Padflash field is ignored and instead, the pad size is used. In the example, the example padstack would be constructed of 120 mil diameter pads during EDA translation.
	<ul> <li>Substitute (Ignore missing) — (recommended) Sets the Padflash definition using the following method:</li> </ul>
	<ul> <li>If the Padflash code exists and the <i>thermal_models</i> file using Cadence Allegro padflashes exists, the name in the PADFLASH field is used in conjunction with the thermal models file to determine what is placed at the location. In the example, the PADFLASH name RD40 would determine the actual fiducial on the copper layer based on the current thermal model.</li> </ul>
	<ul> <li>In other cases, the configuration parameters eda_cadence_read_dra and eda_cadence_therm_err control the translator behavior:</li> </ul>
	eda_cadence_read_dra = yes — The file <thermal symbol<br="">name&gt;.outdra is read (if exists) during translation, providing the PADFLASH symbol definition.</thermal>
	<pre>eda_cadence_read_dra = no — The file <thermal name="" symbol="">.outdra is ignored.</thermal></pre>
	eda_cadence_therm_err = no — If the Padflash does not exist in the <i>thermal_models</i> file or as an <i>outdra</i> file, the original pad size is used.
	<b>eda_cadence_therm_err = yes</b> — If the Padflash does not exist in the <i>thermal_models</i> file or as <i>outdra</i> file, the translation fails with a message listing the padstack name.
Round Corners	Indicates whether corners should be rounded.
	• No — (default) process precise (square) corners.
	• Yes — round corners of polygons (contours).
Translate Symbols	Indicates whether symbols should be translated as components.
	• Yes — (default) symbols are translated as components. If there are multiple shapes, each will be translated as a separate component.
	• <b>No</b> — symbols are not translated.
Skip Refdes With Asterisk	Controls whether components with names containing an asterisk (*) should be translated.

Object	Description
	No — All components are translated. (default)
	<ul> <li>Yes — Components with names containing an asterisk are not translated.</li> </ul>
	• <b>Part</b> — The translation excludes components whose RefDes contains an asterisk (*) but includes their pad and drill features.
Use Panel Outline as profile	Controls which data with CLASS = BOARD GEOMETRY in the <i>geoms_<pm>.out</pm></i> file is used to define the step profile:
	• Yes — Step profile is taken from one of the following subclasses, in this order of priority:
	1. PANEL_OUTLINE
	2. DESIGN_OUTLINE
	3. OUTLINE
	<ul> <li>No — Step profile is taken from one of the following subclasses, in this order:</li> </ul>
	1. DESIGN_OUTLINE
	2. OUTLINE
	3. PANEL_OUTLINE
	Related line mode command switch is -up. See Command Line Parameters.
Remove Redundant Dielectric	Controls whether successive dielectric layers are combined:
Dielectric	• No — (default) Combines successive dielectric layers.
	• Yes — Does not combine successive dielectric layers, which may result in the wrong calculation of back drill spans.
	Related line mode command switch is -rrd. See Command Line Parameters.
Suppress Unconnected Pads	The suppression of unconnected pads can be handled according to Cadence Allegro guidelines (default) or ODB++ guidelines. The differences result from how each defines an unconnected/isolated pad, and at which layers pads are suppressed. See Unconnected Pad Suppression.
	Related line mode command switches are -iff, -bb, -fi, and -ups. See Command Line Parameters.

Object	Description
Suppress r0 Features	Controls whether to suppress the creation of r0 lines and arcs on copper and solder layers.
Import Areas- Constraint region	<ul> <li>When set to Yes, triggers the generation of a single ODB++ product model layer by the name of "fab_drc." The layer is generated based on the Allegro layer group called Constraint region.</li> <li>Related line mode command switch is -rr. See Command Line Parameters.</li> </ul>
Back	Does one of the following:
<b>∢</b> Back	<ul> <li>If you selected Export Option = Partial, displays the Specifying Partial Export Parameters Page.</li> </ul>
	<ul> <li>If you selected Export Option ≠ Partial, displays the Specifying File Options and Output Options Page.</li> </ul>
Next	Displays Page 2 of Specifying Additional Parameters. See Table 1-4.
► Next	

#### Table 1-4: Specifying Additional Parameters - Page 2

Object	Description
Delete Extracted Files	Controls whether temporary extract files created during translation are deleted.
Import Keepin/out regions	<ul> <li>When set to Yes, triggers the generation of multiple DRC layers beginning with the prefix "drc_".</li> <li>Allegro layers Route keepout, Route keepin and Via keepout are used to generate an ODB++ layer called drc_route.</li> <li>Allegro layers Package keepout, Package keepin, Component keepout</li> </ul>
	<ul><li>and Component keepin are used to create drc_comp_top and drc_comp_bottom.</li><li>Allegro layers No_Probe_Top and No_Probe_Bottom are used to</li></ul>
	create drc_tp_top and drc_tp_bottom.
Read SQA Data	<ul> <li>Controls whether Signal Quality Analysis data should be read.</li> <li>Yes — SQA data is read and a signal quality layer is created.</li> </ul>
	• <b>No</b> — A signal quality data layer is not created and the tech file is not read. The translation takes less time.

Object	Description
Read \$NONE\$ net	Controls whether to assign features with no net to the \$NONE\$ net.
	• <b>Yes</b> — Assign features with no net to the \$NONE\$ net (default).
	• No — Do not assign features with no net to the \$NONE\$ net.
Matrix file	To indicate the matrix file to use, perform one of these actions:
	• To use the matrix file generated from the product model, leave this field empty.
	• To use an existing matrix file, type the full path to the file.
	<ul> <li>To edit the matrix generated from the product model, and use the edited matrix file, perform these actions:</li> </ul>
	<ul> <li>Click Open Matrix file Editor to open the Cadence Matrix File Editor. Edit the file and save it. See Editing the Matrix File.</li> </ul>
	• Type the full path to the matrix file in the Matrix file field.
AIF File	HDI net information can be translated, and can be used to perform HDI net validation.
	By default, an AIF file residing in the same folder as the <i>out</i> files is used during translation. If your AIF file is located in a different folder, specify the location in the AIF File box.
	This location is used for subsequent translations even if there is an AIF file in the same folder as the <i>out</i> files, so be sure and change this location for subsequent translations if necessary.
	Make sure that you are using the current Skill script. Before opening Cadence Allegro to export information, copy the current script to the Cadence directory from this location: <i><installation folder="">\all\eda\cadence\set_allegro</installation></i>
Back	Displays Page 1 of Specifying Additional Parameters. See Table 1-3.
<b>∢</b> Back	
Next	Displays the Specifying Configuration Parameters Page. See Table 1-5.
► Next	

Object	Description
Define pin #1 name for diodes	Lists the names of diode leads that will be designated as pins #1. Multiple values are separated by semicolons (;).
	Sets configuration parameter diodes_pin1_name.
	For example, if you want to designate all leads named "K" and "C" as pins #1, type the following values:
	K;C
Define Flex material list	Lists the names of flexible dielectric materials. Multiple values are separated by semicolons (;). For example:
	POLYIMIDE;POLYIMIDE_FILM
	Copper layers located above and below a dielectric layer with a matching material name in the <i>layers_<pm>.out</pm></i> file are assigned the appropriate flex subtype according to their base type. See "Subtypes to Support Flex/Rigid Flex Manufacturing" in the <i>Getting Started With ODB++Design</i> .
	Sets configuration parameter eda_flex_material.
Symbol type for lines and arcs	Sets the symbol type for lines and arcs of the step profile polygon.
	• <b>Round</b> — The symbol type is round.
	• <b>Square</b> — The symbol type is square.
	Sets configuration parameter eda_cadence_profile_sym_type.
Turn eda_cadence_silk_fill on	Fills surfaces on Allegro silk screen layers.
	Sets configuration parameter eda_cadence_silk_fill.
Turn eda_cadence_add_boundary_I ayers ON	Controls whether to use data with CLASS = BOUNDARY in the <i>geom_<pm>.out</pm></i> file to create boundary layers.
	• <b>Yes</b> — Creates a boundary layer for each line with CLASS = BOUNDARY.
	• <b>No</b> — Does not create boundary layers.
	Sets configuration parameter eda_cadence_add_boundary_layers.

Table 1-5: Specifying Configuration Parameters Page

Object	Description
Keep auxiliary layers name as in artwork	Controls whether to translate the names of silk screen, solder paste, and solder mask layers.
	<ul> <li>No — Renames auxiliary layers based on their subclass in the films_<pm>.out file:</pm></li> </ul>
	<ul> <li>"SILKSCREEN_TOP", "sst"</li> </ul>
	<ul> <li>"AUTOSILK_TOP", "sst"</li> </ul>
	<ul> <li>"SILKSCREEN_BOTTOM", "ssb"</li> </ul>
	<ul> <li>"AUTOSILK_BOTTOM", "ssb"</li> </ul>
	<ul> <li>"PASTEMASK_TOP", "spt"</li> </ul>
	<ul> <li>"PASTEMASK_BOTTOM", "spb"</li> </ul>
	<ul> <li>"SOLDERMASK_TOP", "smt"</li> </ul>
	<ul> <li>"SOLDERMASK_BOTTOM", "smb"</li> </ul>
	• <b>Yes</b> — Keeps the auxiliary layer names as defined in the <i>films_<pm>.out</pm></i> file.
	Sets configuration parameter eda_cadence_keep_auxiliary_layers_name.
	Related line mode command switch is -kal. See <b>Command Line</b> Parameters.
Support outdated extract files	Controls whether to translate extract files that were created with a <i>valor_ext.il</i> version prior to 2305.
	• Yes — Translate extract files regardless of their version. In rare cases, the logic used in old extract files may place some components on the wrong side of the board.
	• <b>No</b> — (default) Translate only current extract files. The translation of outdated extract files fails.
	Sets configuration parameter eda_cadence_support_old_extract.
Turn eda_cadence_therm al_error on	The translator aborts with a message listing the padstack / thermal names that did not have a match in the models file.
	Sets configuration parameter eda_cadence_thermal_error.
Use thermal model file	Controls whether a thermal file is used.
	• <b>Default</b> — Use a default model that uses direct connect and no thermals.

Object	Description
	• Use file — Use a model stored in a thermal model file.
Set file name of thermal model	The file to be used when Use thermal model file = Use file.
	Click <b>Select Model</b> to select the model in the file.
Back	Displays Page 2 of Specifying Additional Parameters. See Table 1-4.
Next	Runs the translation.

## Troubleshooting

Refer to these troubleshooting hints to address issues you encounter during translation.

Segmentation of Large Features After Translation1	
Handling a Design With No Artwork Defined1	1-22
An APD Arc With The Start Point Near The End Point Is Shifted1	
Surfaces in Gerber Have Round Corners1	-22
P&G Layers Translated From Gerber Have Different Thermals1	-22
The Frame Around Negative Plane Layers Does not Match Gerber Layers	-23
For A Plane Layer With Split Planes, The Split Lines Do Not Match the Gerber	I-23
Translated Plane Layers Are Negative, and Gerber Layers Are Positive	I-23
On Layer 'sst', Some RefDeses Fall Under the Components1	I-23
The ODB++ Silk Screen Layer Shows Outlines Instead of Filled Shapes	I-24
An Allegro Extract File Gives Illegal Feature Coordinates Error	I-24
Translator Reports 'REFDES is illegal - changed to undefined symbol'	I-25
A Signal Layer Translates as a misc Document Layer1	
Packages Have Extra Pins Not Related to the Components1	I-25
The brd File Does Not Match the Gerber Silk Layer Data1	-25

## Segmentation of Large Features After Translation

Features extending beyond the supported coordinate ranges may be fragmented during translation, leading to potential fabrication issues. For example, arcs with center coordinates outside the range of (-50, 50) inches are divided into segments.

#### Solution

To ensure successful translation, all features must remain within the board outline range of (-100, -100) to (100, 100) inches or (-2450, -2450) to (2450, 2450) millimeters.

## Handling a Design With No Artwork Defined

An error occurs when the films file is empty.

#### Solution

Set configuration parameter eda\_cadence\_copper\_layers\_from\_films = yes.

## An APD Arc With The Start Point Near The End Point Is Shifted

The start and end points of the arc are adjusted to the center. This can cause shifting when the start point and end point are very close.

#### Solution

When the problematic arc is split into two arcs, the shift does not occur.

#### **Surfaces in Gerber Have Round Corners**

The Cadence Allegro database contains polygons (surfaces) that are composed of straight and round edges only. When Cadence Allegro outputs in Gerber format, it attempts to fill these surfaces. The size of the brush is defined by the operator. The filling process leaves round corners. The larger the brush, the more the difference between the source shape and the drawn polygon.

#### Solution

ODB++Design maintains the polygon as a surface feature, with absolute accuracy. This minimizes the amount of data and makes analysis faster. The fill is done only when the data is converted to a plotter format, if this plotter does not support polygons.

## **P&G Layers Translated From Gerber Have Different Thermals**

The thermals shown after reading Gerber files are based on the aperture specified for the Dcode in the wheel aperture file. This is based on the interpretation of the operator who translated the product model.

#### Solution

During direct read, you can select default thermal translation which uses direct\_connect for thermals.

You can use the "Use file" option and a thermal model that has a better way of assigning thermals to padstacks.

## The Frame Around Negative Plane Layers Does not Match Gerber Layers

The size of the frame depends on the parameter Outline Size supplied to the translator. It is equivalent to the -o parameter supplied to the artwork program in Cadence Allegro. If these two parameters differ, the frame will be different.

#### Solution

Examine the parameter Outline Size supplied to the translator, and the -o parameter supplied to the artwork program in Cadence Allegro.

## For A Plane Layer With Split Planes, The Split Lines Do Not Match the Gerber

The layer, which is generated by a direct translation, represents the split planes exactly as they exist in the Cadence Allegro database.

#### Solution

In the Gerber files, the split lines are drawn inaccurately with large brushes, hence the difference.

## Translated Plane Layers Are Negative, and Gerber Layers Are Positive

In this case, the film piece information in the films file is defined as POSITIVE even though the layer in the layers file is NEGATIVE.

Solution

The layer is translated as negative because it is a more efficient representation.

## On Layer 'sst', Some RefDeses Fall Under the Components

This problem occurs because there are two films in the films\_script that contain the SILKSCREEN\_TOP subclass.

#### Solution

The translator processes the first one it encounters as sst and the other one as a misc layer. There is no automatic way of knowing which film definition will make up the wanted layer (the Cadence Allegro database does not store this in any table), so a number of heuristics are used. In general, if all the board films were defined before the other films, the translation will choose the right film definition to make up the layers.

#### The ODB++ Silk Screen Layer Shows Outlines Instead of Filled Shapes

The configuration parameter, eda\_cadence\_silk\_fill, can be set to fill surfaces on Cadence Allegro silk screen layers.

#### Solution

Set parameter eda\_cadence\_silk\_fill as appropriate:

- Yes Draw surfaces as surfaces.
- No Draw surfaces on silk screen layer as outlines.

## An Allegro Extract File Gives Illegal Feature Coordinates Error

A Cadence Allegro extract file gives error "dml\_f-44008-Illegal feature coordinates, Error in file /tmp/max/ geoms\_am041.out - line nnn"

Solution

That line contains a coordinate that is out of range:

SIBOARD GEOMETRYISILKSCREEN\_BOTTOMI353443 111111111

LINE!-210615.2!4000.0!-860.0!4000.0!10.0!!!!!NOTCONNECT!!

^^^^^

ODB++Design coordinates must be between -100.0 inches and +100.0 inches. If you shorten that line (such as change -210615.2 to -10615.2) you can read in the data, and it is very clear that the coordinates are wrong.

## Translator Reports 'REFDES is illegal - changed to undefined symbol'

An asterisk (\*) in the component name is illegal, causing an error to be generated.

#### Solution

Rename the component.

## A Signal Layer Translates as a misc Document Layer

Check to see if the layer not being translated as a board signal layer is defined as such. In the Cadence Allegro Layout Cross Section, the layer must be defined as conductor.

#### Solution

This results in a correct line being assigned to it in the *layers\_<pm>.out* file. This file determines which layers are translated as board layers.

## Packages Have Extra Pins Not Related to the Components

If components have the same Reference Designators, such as C\*, then the translator assumes they are the same.

#### Solution

Once the data is extracted from the *brd*, *mcm*, or *sip* file, the connection between the pins and components can only be made by the name. If this is not unique, the connection is lost and components cannot be matched.

## The brd File Does Not Match the Gerber Silk Layer Data

When using the ODB++ output button from Cadence Allegro, to produce ODB++ data, the activated translator currently uses the default values for all of the configuration parameters.

#### Solution

To modify this behavior, specifically the value of the eda\_cadence\_silk\_fill configuration parameter, perform these actions:

- Edit the file \$ALLEGRO\_BRD2ODB/config.
- At the end of the file, add this line: eda\_cadence\_silk\_fill=yes

• Save and close the file, and restart Allegro to produce the ODB++ product model.

## **2. System Administrator Notes**

Information is provided that might be of interest to you as you convert a Cadance Allegro design to an ODB++ product model.

Running the Translator from Design Workbench	2-1
ODB++Design Entity Naming Rules	2-2
ODB++ Inside Environment Variables	2-3
Configuration Parameters	2-5
Command Line Parameters	2-13
Thermal Model Configuration	2-19
Generated Extract Files	2-27
Information Acquired from Cadence Allegro Data	
Supported Features	

## **Running the Translator from Design Workbench**

When Allegro is to be launched from the Allegro Design Workbench, environment variable PCBDW\_USER\_PATH must be set when ODB++ Inside is installed.

#### Procedure

- 1. Locate the Allegro Design Workbench launch wrapper file *adwstart.bat*. This file is typically located under the install tree.
- 2. Edit adwstart.bat to include this line:

set PCBDW\_USER\_PATH=<path to ODB++ Inside>\nv\bin

where <path to ODB++ Inside> is the path to the ODB++ Inside module, typically C:\SiemensEDA\Allegro Export ODB++Design.

## **ODB++Design Entity Naming Rules**

ODB++Design entity names must follow the naming conventions.

- The length of any name must not exceed 64 characters.
- Only these characters are legal in an ODB++Design entity name:
  - lower case letters (a z)
  - digits (0 9)
  - hyphen (-), underscore (\_), dot (.), plus (+)
- Names must not start with hyphen (-), dot (.), or plus (+), and must not end with a dot (.). The one exception is system attributes, which start with a dot. User attributes must not start with a dot.

## **ODB++** Inside Environment Variables

ODB++ Inside directory locations are governed by environment variable settings specified at installation time.

### ALLEGRO\_BRD2ODB

On Windows, this environment variable is set during installation with the path to the ODB++ Inside Application Directory.

On Linux, use the setenv command to set the variable:

setenv ALLEGRO\_BRD2ODB <path to Application Directory>

Default:

- (Windows) C:\SiemensEDA\ODB++\_Inside\_Cadence\_Allegro\brd2odb\_<ver>
- (Linux) /usr/local/BRD2ODB/brd2odv\_<ver>

The ODB++ Inside Application Directory contains a file named *env\_file*. This file contains Valor environment variables set during installation: VALOR\_DIR, VALOR\_HOME, and VALOR\_TMP. The paths defined in *env\_file* are not overwritten on upgrade.

#### VALOR\_DIR

Placed in the *env\_file* file by the installer. Specifies the directory where ODB++ Inside system, configuration, and work files are stored. This directory can be installed locally or in a remote location accessible for reading and writing by all Allegro users.

Default:

- (Windows) <ODB++ Inside Installation Directory>\brd2odb\_dir
- (Linux) BRD2ODB/brd2odb\_dir

#### VALOR\_HOME

Placed in the *env\_file* file by the installer. Once the user starts working with ODB++ Inside, a directory named *.genesis* is created under VALOR\_HOME to store user-level configuration files.

#### Default:

- (Windows) <ODB++ Inside Installation Directory>\brd2odb\_dir
- (Linux) BRD2ODB/brd2odb\_dir

#### VALOR\_TMP

Placed in the *env\_file* file by the installer. Specifies the location for storing temporary files. Set this to a local directory to improve performance on busy networks.

Default:

- (Windows) <ODB++ Inside Installation Directory>\brd2odb\_dir\tmp
- (Linux) BRD2ODB/brd2odb\_dir/tmp

# **Configuration Parameters**

Some aspects of translation are controlled by the values of configuration parameters. Default values can be used in most cases, but you can modify the parameter values to customize your environment.

A file named *config* in the \$VALOR\_DIR/sys directory supplies the default configuration parameter values when you run the translator for the first time. After that, another file with the same name is created in your user location \$VALOR\_HOME/.genesis. This newly created file is read on each subsequent run.

Parameters not defined in the user location are read from the system location.

If you store the *config* file in a non-default location, specify its path with the -cfg parameter when running ODB++ Inside from the command line. See **Command Line Parameters**.

You can edit the *config* file to set the appropriate values before launching the translator. If you change the file when the translator is running, the new values will not be used.

Each line of the *config* file has this format:

```
<parameter name>=<parameter value>
```

The following table lists the general configuration parameters and the configuration parameters that are specific to the Cadence Allegro translation.

Configuration Parameter	Туре	Default	Description
attr_value_correct	Boolean	yes	<ul> <li>Controls how the translator handles illegal attribute values (out of range, etc.) that are input with a design.</li> <li>yes — The attribute is reset to its default value, and a message is written to the log.</li> <li>no — Translation is halted.</li> </ul>
drc_comp_height	Text	drc_comp	Document layer containing component height restriction areas (used to check for components above or below height limits in height restricted areas).
drc_comp_keepin	Text	drc_comp	Document layer containing component keepin areas (to check for components outside keepin areas).
drc_comp_keepout	Text	drc_comp	Document layer containing component keepout areas (to check for components inside keepout areas).

Configuration Parameter	Туре	Default	Description
drc_pad_keepout	Text	drc_route	Document layer containing pad keepout areas (to check for pads inside keepout areas).
drc_plane_keepout	Text	drc_route	Document layer containing plane keepout areas (to check for planes inside keepout areas).
drc_route_keepin	Text	drc_route	Document layer containing rout keepin areas (to check for traces, planes, pads, vias outside the keepin areas).
drc_route_keepout	Text	drc_route	Document layer containing rout keepout areas (to check for traces, planes, pads, trace-bends inside keepout areas).
drc_tp_keepin	Text	drc_tp	Document layer containing testpoint keepin areas (to check for testpoints outside keepin areas).
drc_tp_keepout	Text	drc_tp	Document layer containing testpoint keepout areas (to check for testpoints inside keepout areas).
drc_trace_keepout	Text	drc_route	Document layer containing trace keepout areas (to check for traces inside keepout areas).
drc_via_keepout	Text	drc_route	Document layer containing via keepout areas (to check for vias inside keepout areas).
eda_allow_dup_com p_name	Boolean	yes	Controls whether to allow saving a product model containing two components with the same name.
			If set to No, accepting the option to save duplicate component names does not change the value of this parameter.
eda_cadence_add_n ets_from_geometry	Boolean	yes	Controls whether net information is read from the connectivity out file or from the geometry out file.
			<b>yes</b> — Work as before and take net information from the geometry file <i>geoms_<pm>.out</pm></i> . (Default)
			<b>no</b> — Take net information from the connectivity file <i>conn_<pm>.out</pm></i> .
eda_cadence_apd_b ot_name	Text	base	The name used to indicate the bottom layer in APD files.

Configuration Parameter	Туре	Default	Description
			<ul> <li>When Cadence APD files are translated, the default name for the bottom layer is base. If you have APD files that use a layer name other than base for the bottom layer, you can specify an alternate name.</li> <li>Wildcard characters (*) are accepted. For example, *base*.</li> </ul>
eda_cadence_apd_to p_name	Text	surface	The name used to indicate the top layer in APD files. When Cadence APD files are translated, the default name for the top layer is surface. If you have APD files that use a layer name other than surface for the top layer, you can specify an alternate name. Wildcard characters (*) are accepted. For example, *surface*.
eda_cadence_check_ package_shape	Boolean	no	<ul> <li>If a design is likely to have components with identical package names but different geometries, you can have the translator check the geometry of a component if its package name is identical to that of another component.</li> <li>yes — If a component has the same package name as another component, the package shapes in the file comps_<pre>roduct_model&gt;.out</pre> are compared. If they are not the same, a new package is created for the second component. The new name is created by adding a suffix consisting of a plus sign (+) and an index number.</li> <li>no (default) — If a component has the same package name as another component, they are assumed to have the same geometry. no checking is performed.</li> </ul>
eda_cadence_delete _sort_pins_file	Boolean	no	<b>yes</b> — Always delete temporary sort pins file. When a translation has warnings about the pins file, it does not delete the temporary pins file, so that the user can view the warnings. When running from a script, the temporary files

Configuration Parameter	Туре	Default	Description
			accumulate. This parameter lets you specify that the files be deleted even if there are warnings.
eda_cadence_font_fil e_name	Text	ansi (the supplied	The name of the font file to be used.
		font file)	The file must reside in \$GENESIS_EDIR/all/eda/ cadence/fonts.
			You can provide an alternate font file so that fonts used in ODB++ match the fonts used in Cadence Allegro.
eda_cadence_keep_ auxiliary_layers_nam	Boolean	no	Controls whether to translate the names of silk screen, solder paste, and solder mask layers.
e			<ul> <li>no — Renames auxiliary layers based on their subclass in the <i>films_<pm>.out</pm></i> file:</li> </ul>
			<ul> <li>"SILKSCREEN_TOP", "sst"</li> </ul>
			<ul> <li>"AUTOSILK_TOP", "sst"</li> </ul>
			<ul> <li>"SILKSCREEN_BOTTOM", "ssb"</li> </ul>
			<ul> <li>"AUTOSILK_BOTTOM", "ssb"</li> </ul>
			<ul> <li>"PASTEMASK_TOP", "spt"</li> </ul>
			<ul> <li>"PASTEMASK_BOTTOM", "spb"</li> </ul>
			<ul> <li>"SOLDERMASK_TOP", "smt"</li> </ul>
			<ul> <li>"SOLDERMASK_BOTTOM", "smb"</li> </ul>
			<ul> <li>yes — Keeps the auxiliary layer names as defined in the <i>films_<pm>.out</pm></i> file.</li> </ul>
eda_cadence_layer_ polarity_source	Text	f (film)	Informs the translator to use the suppress shape fill information from the <i>films_xxx.out</i> file or from the <i>layersxxx.out</i> file.
			• <b>f</b> — films
			• I — layers (Cadence Allegro only)
eda_cadence_pos_a nti_etch	Boolean	no	Controls whether ANTI ETCH surfaces will be negative or positive.
			<ul> <li>yes — ANTI ETCH surfaces will always be positive. (If the product model has a photoplot outline - positive surface - that</li> </ul>

Configuration Parameter	Туре	Default	Description
			<text><text><text></text></text></text>
eda_cadence_profile _sym_type	Text	r (round)	<ul> <li>Defines symbol type for arcs and lines of step profile polygon.</li> <li>r — round symbol</li> </ul>
			• <b>s</b> — square symbol
eda_cadence_read_d ra_file	Boolean	no	Controls translation of DRA files. • <b>yes</b> — translate DRA files
			• <b>no</b> — do not translate DRA files
eda_cadence_silk_fill	Boolean	no	Fills surfaces on Cadence Allegro silkscreen layers.

Configuration Parameter	Туре	Default	Description
			• <b>yes</b> — draws surfaces.
			• <b>no</b> — draws surfaces as outlines.
eda_cadence_sort_pi ns_file	Boolean	yes	Controls whether to sort the pins file before reading it. • <b>yes</b> — sorts the pins file alphabetically before
			it is read.
			• <b>no</b> — does not sort the pins file.
eda_cadence_sort_pi ns_numeric	Text	no	Controls how to sort pins.
			• <b>yes</b> — sorts the pins file numerically.
			• <b>no</b> — sorts the pins file textually.
			• <b>yes_num_last</b> (or any string other than yes or no) sorts the pins file numerically but with numeric pins after pins beginning with a letter.
eda_cadence_sqa_ar ea_layer_name	String	SQA_area s	Defines the layer where an sqa area is saved during translation from Cadence. If not defined, default value sqa_areas are saved.
eda_cadence_suppor t_exceptional_pins	Boolean	yes	To control whether to add to the <b>comps_XXX.out</b> file pins lacking names and component designation, or whose components do not appear in the file.
			<ul> <li>yes — (default) Adds a component named no_refdes+XX.</li> </ul>
			• <b>no</b> — Ignore the pins.
eda_cadence_suppor t_old_extract	Boolean	no	Controls whether to translate extract files that were created with a <i>valor_ext.il</i> version prior to 2305.
			• <b>yes</b> — Translate extract files regardless of their version. In rare cases, the logic used in old extract files may place some components on the wrong side of the board.
			<ul> <li>no — Translate only current extract files. The translation of outdated extract files fails.</li> </ul>

Configuration Parameter	Туре	Default	Description
eda_cadence_suppre ss	Boolean	no	Default value for option Suppress Unconnected Pads.
			• <b>yes</b> — Perform unconnected pad suppression.
			• <b>no</b> — Do not suppress unconnected pads.
eda_cadence_suppre ss_shape_fill_setting (obsolete)	Text	f	Obsolete - replaced by the Suppress shape fill option of the Cadence Matrix File Editor.
eda_cadence_therm _err	Boolean	no	• <b>yes</b> — The translation process will abort with a message listing the padstack / thermal names that did not have a match in the models file. (Thermals Mode in Input Parameters must be set to Use File for this configuration parameter to work).
			• <b>no</b> — Does not flag missing thermals.
eda_cadence_v14_p opup (obsolete)	Boolean	yes	Obsolete.
eda_flex_material	Text		The name(s) of flexible dielectric materials. Multiple values are separated by semicolons (;). For example:
			POLYIMIDE;POLYIMIDE_FILM
			At import of Cadence Allegro data, the copper layers below and above a dielectric layer whose material definition in the <i>layers_<pm>.out</pm></i> file matches one of the flexible dielectric material names, are assigned appropriate flex subtypes according to their base type. See "Subtypes to Support Flex/Rigid Flex Manufacturing" in <i>Getting Started With ODB++Design</i> .
edt_rout_display	Float	0.01	The width, in inches, for displaying rout lines and arcs in the ODB++ Viewer, if the width in the geoms_ <pm>.out is zero.</pm>
export_partial_odb_s et	Text		The types of output data specified when exporting ODB++Design with the Partial option.
gns_pdf_viewing_pr og	Text		Default program path and arguments to open a PDF file. Used for standalone translators only.

Configuration Parameter	Туре	Default	Description
iol_compress_odb_fil es	Boolean	no	Controls whether ODB++ files are compressed when saved. Obsolete.
iol_min_f_comp	Integer	1000	Minimum number of features to compress. This parameter defines how large a feature file should be to be compressed when stored in ODB++Design. Small files are not compressed.
read_idf_file	Boolean	no	Controls whether an IDF file is read.

# **Command Line Parameters**

You can run ODB++ Inside for Cadence Allegro from the command line.

Syntax of Command Line Parameters

Usage: brd2odb [parameters]

Parameters are preceded by a dash. Some parameters accept values. Parameters must be separated by spaces. An unrecognized parameter is ignored.

If you are working in console mode (the -gui switch has not been set), missing or incorrect parameters cause the program to terminate.

**ODB++ Inside Without the User Interface** 

To run the translator without displaying the user interface, provide these parameters:

- -ijp <full path to input brd files>
- -jp <output path>
- -jn <output product model name>

For example:

```
brd2odb -ijp C:\inputs\allegro\design_1 -jp C:\my_odbs -
jn allegro_1
```

If any of these parameters are not provided, the GUI will open even if the -gui option has not been provided.

List of Command Line Parameters

For some command line parameters there is an equivalent GUI parameter indicated in the column Equivalent GUI Parameter. The GUI parameters are described in these sections:

- Specifying File Options and Output Options Page
- Specifying Partial Export Parameters Page
- Specifying Additional Parameters Pages

These are the command line parameters for ODB++ Inside for Cadence Allegro:

Parameter	Equivalent GUI Parameter	Description
-a2l -append2log		Appends log messages to existing log file <i>log_brd2odb</i> . By default, the new log file overwrites any existing log file for each translation.
-bb	Don't suppress pads on top/ bottom	Pads on top/bottom edge of blind/buried drills are not suppressed. Active only if -sp is set.
-c <outline> -component <outline></outline></outline>	Component Outline	Controls which geometries are used for the component outline.
		<ul> <li>p[lacebound] — (default and recommended) The bounding box.</li> </ul>
		• <b>a[ssembly]</b> — The limits of the assembly features.
		<ul> <li>d[fa] — The DFA boundary.</li> </ul>
		• <b>u[ser_defined]</b> < <i>top</i> > < <i>bottom</i> > — User defined.
-cfg [ <config file="">]</config>		Read configuration file. If <i><config file=""></config></i> is not specified, the default name is <i>\$VALOR_HOME/.genesis/config</i> .
-d	Delete Extracted Files	Source extract files are deleted.
-delete		By default, all intermediary files are saved. If the -gz (zip) parameter is used, the extract files are compressed.
-fi	Fully isolated pads	Only fully isolated pads are suppressed. Active only if -sp is set.
		Without this switch, pads are considered to be isolated in these cases:
		a single totally isolated pad
		• two pads touching or intersecting
		• a pad transversed by a trace not through its center
		<ul> <li>a pad touching a surface where its center is not inside the surface</li> </ul>
-gui		Starts the GUI version of the translator.
		To run the translator without displaying the user interface, provide these parameters:
		<ul> <li>-ijp <full brd="" files="" input="" path="" to=""></full></li> </ul>

Parameter	Equivalent GUI Parameter	Description
		<ul> <li>-jp <output path=""></output></li> </ul>
		<ul> <li>-jn <output model="" name="" product=""></output></li> </ul>
		If any of these parameters are not provided, the GUI will open even if the -gui option has not been provided.
-gz -gzip	Create Archive	Compress the ODB++ folder structure of the product model to create a single <i>tgz</i> file.
-help		Lists the help switches in the console window.
-hg		Displays online help.
-help_gui		
-iff	Ignore FIXFLAG	Suppression ignores the Allegro FIXFLAG setting. Active only if -sp is set.
-ijp <path></path>	Input Path	The full path to the input brd files. Default = the current working directory.
		This parameter is required if you want to run the translator without displaying the user interface.
-jn <product_model></product_model>	Output product model name	Output ODB++ product model name. Default = odbjob.
	inoucl nume	This parameter is required if you want to run the translator without displaying the user interface.
		See ODB++Design Entity Naming Rules.
-jp <product_model_path &gt;</product_model_path 	Output Path	Output path for the ODB++ product model. Default = the current working directory.
		This parameter is required if you want to run the translator without displaying the user interface.
-lp <log_path></log_path>		Log file path. Default is output product model path.
-m <tolerance> -match <tolerance></tolerance></tolerance>	Symbol tolerance	Where <i><tolerance></tolerance></i> is the number of mils for symbol tolerance. Default = 0.2 inches (200 mils).
-matrix_file <matrix_path></matrix_path>	Matrix File	The full path to the matrix file. The matrix file can only be edited from the GUI.

Parameter	Equivalent GUI Parameter	Description
-net_none_flag	Read \$NONE\$ net	Does not assign the \$NONE\$ net to features with no net.
-nn -neut_nets	Keep Net names	Nets are renamed to generated numeric values. Default = Net names are kept.
-no_view	Open ODB++ Viewer	Runs the translator without opening ODB++ Viewer after the translation has completed.
-noDPW	-	Suppresses automatic launching of the wizard.
-o <dist> -outline <dist></dist></dist>	Outline size	Where <i><dist></dist></i> is the number of mils to extend the outline on negative planes. This parameter corresponds to the "-o" option of the Cadence Allegro artwork program. The default value is 0.1 inches (100.0 mils)
-odb_version	ODB++Design version to export job	<ul> <li>The ODB++Design version in which to export.</li> <li>v8 — ODB++Design Version 8 (default).</li> <li>v7 — ODB++ Version 7.</li> </ul>
-p <mode> -padflash <mode></mode></mode>	Padflash	<ul> <li>Controls whether Allegro padflash codes are used for padstacks.</li> <li>s (substitute) — substitute padflash definitions using the thermal model file</li> <li>i (ignore) — (default) use the pad size</li> </ul>
-p_assem	Export Option = ASSY	Only assembly data is to be written to ODB++ output.
-p_fab	Export Option = FAB	Only fabrication data is to be written to ODB++ output.
-pst <option> -profile_symbol_type <option></option></option>	Symbol type for lines and arcs	Defines the symbol type of lines and arcs describing step profile: r(ound)/s(quare).
-r -read_drc	Import Keepin/out regions	<ul> <li>Triggers the generation of multiple DRC layers beginning with the prefix "drc_".</li> <li>Allegro layers Route keepout, Route keepin and Via keepout are used to generate an ODB++ layer called drc_route.</li> </ul>

Parameter	Equivalent GUI Parameter	Description
		<ul> <li>Allegro layers Package keepout, Package keepin, Component keepout and Component keepin are used to create drc_comp_top and drc_comp_bottom.</li> </ul>
		<ul> <li>Allegro layers No_Probe_Top and No_Probe_Bottom are used to create drc_tp_top and drc_tp_bottom.</li> </ul>
-ral [ <layer name="">]</layer>	Create Rout From Artwork Layer	Controls how the rout is created:
-rout_artwork_layer [ <layer name="">]</layer>		<ul> <li>If <layer name=""> contains the name of a valid layer, as specified in the Allegro artwork, the features in that layer are used to create an ODB++ rout layer with the original name.</layer></li> </ul>
		• If <i><layer name=""></layer></i> is empty, or the value is not found in the <i>.out</i> files, the translation creates a rout layer by merging the features from the following Allegro artwork CLASS/SUBCLASS:
		"BOARD GEOMETRY:OUTLINE"&"BOARD GEOMETRY:DESIGN_OUTLINE"&"BOARD GEOMETRY:CUTOUT"
-rc	Round Corners	(Corners of polygons (contours) will be rounded.
-round_corners		
-re -remove_eda	Remove EDA Data	Removes EDA component and package data.
-read_sqa <option></option>	Read SQA Data	Controls creation of the signal quality layer.
		• <b>yes</b> — Read SQA data and create an SQA layer.
		<ul> <li>no — (default) Do not read SQA data and create an SQA layer.</li> </ul>
-rr <option></option>	Import Areas- Constraint region	<b>yes</b> — Generates an ODB++ layer named fab_drc from the Allegro layer group "Constraint region".
-read_region <option></option>		
-rrd	Remove redundant dielectric	Combines successive dielectric layers.
-remove_dielectric		

Parameter	Equivalent GUI Parameter	Description
-sf	Turn eda_cadence_silk _fill on	Set configuration parameter eda_cadence_silk_fill.
-skip_refdes < <i>option</i> >	Skip RefDes with Asterisk	Skip components with a RefDes containing an asterisk (*).
		• no — All components are translated. (default)
		<ul> <li>yes — Components with names containing an asterisk are not translated.</li> </ul>
		• <b>part</b> — The translation excludes components whose RefDes contains an asterisk but includes their pad and drill features.
-sp	Suppress Unconnected Pads	Sets configuration parameter eda_cadence_suppress.
-te	Turn eda_cadence_the rm_err on	Sets configuration parameter eda_cadence_therm_err.
-kal -keep_aux_layers	Keep auxiliary layers name as in artwork	Sets configuration parameter eda_cadence_keep_auxiliary_layers_name to Yes.
-tf <thermal_file></thermal_file>	Use thermal model file	Where <thermal_file> is the full path name for the thermal model file. If the thermal_file is specified, the thermal_model must be specified in -tm. If no thermal file is specified, a default model is used, which uses direct connect and no thermals.</thermal_file>
-tm <thermal_model></thermal_model>	Select Model button	Where < <i>thermal_model</i> > is the name of the model to be used. The available model names are defined in the thermal model file. If no thermal_file is specified, the thermal_model is ignored.
-tr_sym		Controls the translation of symbols.
		• <b>yes</b> — Translate symbols as components. If there are multiple shapes with the same name, each will be translated as a separate component.
		• <b>no</b> (default) — Do not translate symbols.
-up	Use Panel Outline as profile	Creates the step profile from data with CLASS = BOARD GEOMETRY and SUBCLASS = PANEL_OUTLINE/

Parameter	Equivalent GUI Parameter	Description
-use_panel		DESIGN_OUTLINE/OUTLINE in the <i>geoms_<pm>.out</pm></i> file.
-v -ver		Displays version information about the translator. When this option is used, all other parameters are ignored.
-verify		Requests verification from the user before performing various actions such as Save and Translate.

# **Thermal Model Configuration**

Cadence Allegro Designer (Version 13) does not explicitly define the shape of the thermal pads or the Padflash definitions. Typically, these definitions are deferred until the Gerber wheel apertures are defined. However, to generate accurate board data, ODB++ Inside for Cadence Allegro requires the use of a Thermal Model to explicitly define these shapes.

Structure of the Thermal Model File2-2	0
Thermal Model Examples	4

## Structure of the Thermal Model File

The thermal model file contains a units statement and one or more model definitions. Each model describes one type of behavior. The file can be built in such a way that each model is customized for a specific customer, a product type, or an EDA system.

#### See Thermal Model Examples.

This is the structure of the file:

```
.units [inch|mm]
.model <name>
... model info ....
.model <name>
... model info ....
.model <name>
... model info ....
```

Lines starting with the number sign (#) are comments and are ignored.

#### **Units Statement**

The units directive must be the first line in the file.

```
.units [inch|mm]
```

It specifies the measurement units that will be used for the models.

- inch 0.001 inch (mil) units.
- mm 0.001 mm (micron) units.

**Model Statement** 

Each model definition begins with the model directive.

.model <name>

The name is limited to 64 characters that can include letters, digits, and these characters: dash (-), underscore (\_), period (.), plus (+).

#### **Rule Statements**

Each model definition consists of the model directive followed by a set of rules expressed in Backus-Naur Form (BNF). The rules are used for substitution of clearances to thermal pads. In the EDA system, a

padstack or padflash always defines the shape of the clearance in the Power & Ground layer. It is the electrical net of the pin that determines whether the clearance will be retained or will be substituted by a thermal pad.

When the translator processes the data, it determines whether a particular clearance must be converted to a thermal relief pad. It is at this point that the model, with the name provided as a translation parameter, is consulted.

Each rule consists of a condition and a derivation.

<rule> ::= <condition> : <derivation>

If the condition is met, then the thermal shape described in the derivation is used for the pad. The first match is used.

### Condition

The condition of a rule consists of the type of padstack or the name of the padstack, optionally followed by equations defining the clearance size or drill size that match the rule.

```
<condition> ::= <type> {<equation>}
```

Туре

```
<type> ::= PIN | VIA | <geometry_name> | '<geometry_name>'
```

- PIN or VIA Keyword indicating the type of padstack that matches the rule.
- <*geometry\_name>* Name of the padstack that matches the rule. This is the name of the padstack geometry used in the EDA system. For Cadence Allegro, the padflash definition is used.

This name can be surrounded by quotation marks, accommodating the rare case of a padstack called PIN or VIA.

A model can contain some rules defined with PIN or VIA types and some rules defined with <geometry\_name>.

Equation

<equation> ::= [D|C] ['<' | '<=' | '=' | '>' | '>='] <value>

The equations represent numerical checks for the drill size (D) or clearance size (C) with which the padstack is to be compared. These are some examples:

**PIN C>80** — This matches pin padstacks with clearances greater than 80 units.

VIA C<=40 D<=12 — This matches via padstacks with clearances less than or equal to 40 units and drill less than or equal to 12 units.

### Derivation

The rule derivation specifies the shape to be used. It can be a standard symbol or it can be based on the clearance and drill size and shapes.

<derivation>::= NULL | '<sym\_name>' | <set\_values>

NULL

The NULL keyword can be used to create direct connect. The clearance will be deleted completely without a thermal pad.

#### Symbol Name

The symbol name can be any legal ODB++ standard name, semi-standard name, or special symbol (such as 003, thr80x50x0x4x10).

<sym\_name>::= Standard, semi-standard, or special symbol.

#### Set Values

If a standard symbol name does not provide enough flexibility, the derivation can be defined based on the clearance and drill size and shapes.

<set\_values> ::= <od> <id> <tie> <num\_ties> <angle> <oshape> <ishape> <style>

• <od> ::= [C+value | C-value | D+value | D-value | value]

The outer diameter can be specified as a fixed value or as a value added or subtracted from the Clearance (C) or Drill (D) sizes.

• <*id*> ::= [C+value | C-value | D+value | D-value | value]

The inner diameter can be specified as a fixed value or as a value added or subtracted from the Clearance (C) or Drill (D) sizes.

• <tie> ::= <value>

The size of the tie.

• <num\_ties> ::= <value>

The number of ties.

• <angle> ::= <value>

The start angle for the first tie in degrees.

• <oshape> ::= R | S | C

The shape of the outer ring can be round (R), square (S), or the same shape as the clearance (C).

• <ishape> ::= R | S | C

The shape of the inner ring can be round (R), square (S), or the same shape as the clearance (C).

• <*style*> ::= R | S

The style of the thermal near the tie can be rounded (R) or squared (S).

## **Thermal Model Examples**

These examples show a thermal model file with two models, a thermal model file using Cadence Allegro padflashes, and an example of a typical derivation statement.

**Thermal Model File With Two Models** 

```
.units inch
#
.model std
# All via clearances with drill size less than 40 mils to be cleared.
# Other vias will have a thermal that is a function of the drill size.
#
VIA D>=40 : D+40 D+20 10 4 0 R
                                  R
                                      S
VIA
           : NULL
#
# All pin clearances with clearance size less than 45 mils to be cleared.
# Other clearances will have a thermal that is a function of the
# clearance size, in two groups - Clearances equal to and above 165 mils,
# and clearances equal to or above 45 mils.
PIN C>=165 : C C-30 15 4 0 C
                                  С
                                      S
PIN C>=45 : C
                C-20 10 4 0 C C
                                      S
PIN
           : NULL
#
.model symbols
#
# This model matches specific padstack names with fixed thermals. This is
# useful when the EDA system used a limited set of fixed names
D73: 'ths85x65x45x4x12'
D74: 'ths62x42x45x4x12'
D75: 'ths100x80x45x4x12'
D76: 'ths120x100x45x4x12'
D77: 'ths160x140x45x4x12'
```

Thermal Model File Using Cadence Allegro Padflashes

```
.units inch
.model allegro_model
# Direct replacement of symbols
# Replace the padflash named "TH05" with a round clearance of 5 mils.
TH05: 'r5'
# Replace the padflash named "T165X145X20X45" with a square thermal with
# an outer diameter of 165 mils, inner diameter of 145 mils
# with four ties each of 20 mils, first starting at 45 degrees.
T165X145X20X45: 'ths165x145x45x4x20'
# Replace the padflash named "5MIL" with a direct connection
5MIL: 'null'
# calculated values
# Place a direct connect for all VIA pads
```

VIA: NULL
# For pins with a clearance less than or equal to 45 mils,
# place a rounded thermal with outer diameter the size of the
# clearance inner diameter 20 mils smaller, 4 ties of 20 mil
# starting at 45 degrees outer and inner diameters shaped as
# the clearance
PIN C<=45 : C C-20 15 4 45 C C R</pre>

**Typical Derivation Example** 

This is an example of typical derivations:

C C-20 15 4 45 C C S

The example specifies these values:

Parameter	Value	Description
od	С	The outer diameter is the same as the clearance.
id	C-20	The inner diameter is 20 units less than the clearance.
tie	15	There are 4 ties, 15 units each.
num_ties	4	
angle	45	Starting at 45 degrees.
oshape	С	Both rings are the same shape as the clearance.
ishape	С	
style	S	The style is squared.

This specification will produce different thermals depending on the padstack:

Padstack	Symbol	Graphic
Padstack with round 80 mils clearance.	ths80x60x45x4x15	×
Padstack with square 80 mils clearance.	s_ths80x60x45x4x15.	×

# **Generated Extract Files**

These files, created by Cadence Allegro, contain information about the design.

If you are running ODB++ Inside from within Cadence Allegro, you can specify a *.brd* file as the input path. If you are running ODB++ Inside stand-alone, you must specify a directory containing the *.out* files that have been extracted from Cadence Allegro.

For CAD layers to be present in the generated ODB++, you must create the films for those layers.

The extraction files are generated using \$ALLEGRO\_BRD2ODB/valor\_ext.il skill code.

The variable *<pm>* in the file names represents the name of the current product model.

In each file, the first line lists all the fields that were extracted and can be used as a reference. These sections describe each file and its role in the translation.

File	Description
comps_ <pm>.out</pm>	The components file contains the outline shape of all the components.
	The outline records are typically in sub-class PLACE_BOUND_< <i>side&gt;</i> but may also be in sub-class ASSEMBLY_< <i>side&gt;</i> or DFA_BOUND_< <i>side&gt;</i> .
	If geometry data exists on both sides of the board, the sub-class providing the outline is determined by the SYM_MIRROR, PLACEMENT_LAYER, and EMBEDDED_STATUS data. See Component Placement Logic.
	The rows below define component CDN_220 that is based on package CAP-01005. The component is at 14.3160,35.9390, with no rotation. The LINE rows represent the outline of the component. The height information is read from PACKAGE_HEIGHT_MAX. The component is mounted body-up on layer ISL3.
	<pre>S!ASSEMBLY_ISL3!3361 1! CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160! 35.9390!0.000!GEOMETRY!LINE!14.1060!36.0490! 14.5260!36.0490!0.0000!!!!!NOTCONNECT!!!YES! discrete1005!!! BODY_UP!!B2!ISL3! CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160! 35.9390!0.000!GEOMETRY!LINE!14.5260!36.0490! 14.5260!35.8290!0.0000!!!!!NOTCONNECT!!!YES! discrete1005!!! BODY_UP!!B2!ISL3! CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160! 35.9390!0.000!GEOMETRY!LINE!14.5260!35.8290! 14.1060!35.8290!0.0000!!!!!NOTCONNECT!!!YES!</pre>

File	Description
	discrete1005!!! BODY_UP!!B2!ISL3! CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160! 35.9390!0.000!GEOMETRY!LINE!14.1060!35.8290! 14.1060!36.0490!0.0000!!!!!NOTCONNECT!!!YES! discrete1005!!! BODY_UP!!B2!ISL3! CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160! 35.9390!0.000!GEOMETRY!RECTANGLE!14.1060! 35.8290!14.5260!36.0490!1!!!!!!0.22 MM!YES! discrete1005!!!BODY_UP!!B2!ISL3! CDN_220!CAP-01005!CDN_300!CAP-01005!14.3160! 35.9390! 0.000!GEOMETRY!RECTANGLE:14.0460!35.8290!14.5860! 36.0490!1!!!!!YES!discrete1005!!!!B2!ISL3! Components with BOM_IGNORE data are assigned attributes "Not
	Populated per BOM" (.no_pop) and "Ignore Graphically/Output" (.comp_ignore).
conn_ <pm>.out</pm>	The connectivity file contains net connections. Net information can be read from this file or from the geometry file, depending on the setting of configuration parameter eda_cadence_add_nets_from_geometry: eda_cadence_add_nets_from_geometry = Yes — Work as before and get net information from the geometry file geoms_ <pm>.out. (Default) eda_cadence_add_nets_from_geometry = No — Get net information</pm>
crosssection_ <pm></pm>	from connectivity file. The cross section file contains the impedance of the layer.
.out	To obtain this data, choose <b>show single impedance</b> in the Layout Cross section window of Cadence Allegro.
dfa_ <pm>.out</pm>	For designs containing the old version of the DFA Spacing Table, this file stores the spacing requirements for various types of components. This information can be used during assembly analysis. See Cadence Allegro DFA Table
films_ <pm>.out</pm>	The films file contains the artwork information from Allegro. This information describes the pieces of film to be output as artwork. Each piece of film is linked to an arbitrary number of sub-classes and several parameters necessary to generate the correct physical layers.

File	Description
	Typical films in the file are in this way:
	<pre>S!PIN!U0205!9!055C035!TOP!BOTTOM!EC_PRDB6!4925.00! 1050.00!!!4925.00!1050.00! PLATED!A!NULL!75.00!75.00!0.000!CIRCLE!4925.00! 1050.00!90.00!90.00! S!VIA CLASS!!!VIA!TOP!BOTTOM!GND!!!4800.00!-100.00! 4800.00!-100.00! PLATED!!CROSS!50.00!50.00!0.000!CIRCLE!4800.00!- 100.00!54.00!54.00!</pre>
	Each line includes information about the film, and the location of the film. Pin lines contain component and pin number as well.
	Based on these lines, toeprints are added to components and drill holes are added to the appropriate drill layers.
	Lines with CLASS = BOARD GEOMETRY or EMBEDDED GEOMETRY, and the sub-class value consisting of two parts separated by an underscore ("_") are used to create solder mask, solder paste, and silk screen layers. The layer name is derived from the FILM_NAME field and its type is taken from the first part of the sub-class field. The second part of the sub-class field provides the name of the reference copper layer. As an example, the following line would be processed by creating an ODB++ layer named inner_2_soldermask with Type = solder_mask and Reference = isl2:
	<pre>S!inner_2_soldermask!EMBEDDED GEOMETRY! SOLDERMASK_ISL2! 0!0.0000!0.0000!0.0100!0.2540!positive!no!no!yes! yes! no!yes!</pre>
	Because an empty films file causes the translation to fail, the <i>valor_ext.il</i> import script checks whether the films file is empty and prompts you to check the artworks file and extract again.
geoms_ <pm>.out</pm>	The geometry file contains graphical data describing feature placement.
	It is the largest file extracted.
	Each line of the file contains graphic data that describes the feature. The file also contains the class and sub-class that can be mapped to the physical layer to which the feature is added.

File	Description
	If the additional parameter "Create Rout From Artwork Layer" is not set with the name of a valid layer, a rout layer named "profile" is created from DESIGN_OUTLINE/OUTLINE data:
	• If DESIGN_OUTLINE data exists (Allegro 17.2 or later):
	"BOARD GEOMETRY:DESIGN_OUTLINE"&"BOARD GEOMETRY:CUTOUT"
	• If DESIGN_OUTLINE data does not exist (older versions):
	"BOARD GEOMETRY:OUTLINE"&"BOARD GEOMETRY:CUTOUT"
	Features defined in the following fields are added to the rout layer:
	• NCROUTE_PATH.
	• NCROUTE_PLATED. These features receive the attribute .rout_plated.
	The width of a rout feature is taken from the field GRAPHIC_DATA_5, but if the value is zero, the value of the configuration parameter edt_rout_display_width is used.
	The step profile is generated from lines with CLASS = BOARD GEOMETRY and sub-class = PANEL_OUTLINE, DESIGN_OUTLINE, or OUTLINE, according to the setting of parameter Use Panel Outline, using the following order:
	• If Use Panel Outline = Yes:
	1. PANEL_OUTLINE
	2. DESIGN_OUTLINE
	3. OUTLINE
	• If Use Panel Outline = No:
	1. DESIGN_OUTLINE
	2. OUTLINE
	3. PANEL_OUTLINE
	Data with sub-class = CAVITY provides the layer profile. If no CAVITY exists, the step profile is used to define the layer profile.
	Data with sub-class = CAVITY and GRAPHIC_DATA_10 = VOID is a layer profile hole. If configuration parameter eda_cadence_add_boundary_layer = yes, a documentation layer named

File	Description
	boundary_< <i>layer_name&gt;</i> is created from each line with CLASS = BOUNDARY:
	S!BOUNDARY!L3!14442 1 0!!!!!!!!LINE!495.5!1516.5! 495.5! 1651.0!0.0!!!!SHAPE!!!!!!!!!!
	Based on the above line, the layer boundary_I3 is created to which features are added as specified.
	Several lines are used to describe a polygon. These four lines represent a closed shape that is translated into one surface:
	<pre>S!ETCH!GND!2261 1 0!!!!N_GND!!!!!!  LINE!8450.00!3250.00!8450.00!4650.00!0.00!!!!! SHAPE! S!ETCH!GND!2261 2 0!!!!N_GND!!!!!!  LINE!8450.00!4650.00!12350.00!4650.00!0.00!!!!! SHAPE! S!ETCH!GND!2261 3 0!!!!N_GND!!!!!! LINE!12350.00!4650.00!12350.00!3250.00!0.00!!!!! SHAPE! S!ETCH!GND!2261 4 0!!!!N_GND!!!!!! LINE!12350.00!3250.00!8450.00!3250.00!0.00!!!!! SHAPE!</pre>
	A rectangle shape with CLASS = EMBEDDED GEOMETRY, sub-class = SOLDERMASK_* or PASTEMASK_*, and GRAPHIC_DATA_10 = POLYGON is used to create a filled rectangular shape in the layer specified.
	The fields NET_PHYSICAL_TYPE and NET_SPACING_TYPE correspond to attributes of the same name.
	The shorted nets information for SMD pads is taken from the NET_SHORT field.
	This is a typical line in the file. This line adds a 6-mil line between (2.000,0.625) and (1.95,0.575) to a signal layer (SIG_2). The net of the line is CPUD9:
	S!ETCH!SIG_2!7550 1!!!!CPUD9!!!!!! LINE!2000.00!625.00!1950.00!575.00!6.00!!!!! CONNECT!

File	Description
	To translate additional data stored in the geometry file, see the following tasks:
	Importing Allegro Component Properties
	Importing Allegro Geometry Properties
layers_ <pm>.out</pm>	The layers file describes the order of the physical layers in the design.
	The list includes the conductive layers and the non-conductive layers, but it does not include the silk screen layers.
	This is a typical line in the layers file:
	S!5!SIG_1!POSITIVE!!YES!!595900 mho/cm!COPPER!NO! 3.98 w/cm-degC!1.2 mil!
	The system uses fields 2, 3, 4, and 12 to obtain the following information for a layer: relative order (5), name (SIG_1), polarity (POSITIVE), and thickness (1.2 mil).
	The LAYER_THICKNESS value is used to set the ODB++ attribute Copper Thickness if the LAYER_TYPE is CONDUCTOR or Dielectric Thickness if the LAYER_TYPE is DIELECTRIC or SOLDER_MASK.
	If a board is described, the system also relates to the board thickness. In this example of such a string (usually located at the beginning of the file) board thickness is 26.4 mil.
	J!D:\home\allegro\hitachi.brd!Tue Oct 15 14:53:39 2014!-100.000!-100.000!1100.000!800.000!0.001! millimeters!!26.4 mil!22!OUT OF DATE!
	Copper layers below and above a dielectric layer whose LAYER_MATERIAL definition matches one of the values of the configuration parameter eda_flex_material are assigned the appropriate flex subtypes. See "Subtypes to Support Flex/Rigid Flex Manufacturing" in the <i>Getting Started With ODB++Design</i> .
nets_ <pm>.out</pm>	The nets file contains information about net classes and properties. This file is optional.
	• <b>Classes</b> — Allegro declares three types of class: spacing, physical, and electrical. Every net may connect or have any combination of triplet of

File	Description
	spacing, physical, and electrical classes, if any. The classes are defined in the technology file.
	• <b>Properties</b> — The file contains net properties, such as impedance.
	A net with property NO_TEST = Yes will have attribute testpoint_count = 0.
pads_ <pm>.out</pm>	The pads file contains information about the padstacks used in the product model.
	Padstack information is required to derive the drill size at any given pin or via. It is also necessary to know which thermal is required when the pin or via has the same net as the containing surface.
	This is a typical line in the pads file:
	S!C55N067!00014!~DRILL!o!!67.00! 125.00!125.00!0.00!0.00!CIRCLE!N!J!
	This line specifies that padstack C55N067 has a 67 mil drill at the center (0,0) of the padstack.
padstacks_ <pm>.o</pm>	The padstacks file contains additional padstack information.
ut	Each line of the file specifies the padstack.
	The value in the Usage field is stored in the appropriate ODB++ attribute:
	• DIE_PAD — .bump_pad
	MOUNTING_HOLE — .mount_hole
	<ul> <li>BOND_FINGER — .pad_usage=bond_finger</li> </ul>
	<ul> <li>FIDUCIAL — .pad_usage=g_fidutial</li> </ul>
	<ul> <li>TOOLING_HOLE — .pad_usage=tooling_hole, .tooling_hole (each used by different analysis actions)</li> </ul>
	Features with the value of LASER in the drillNonStandard field receive the attribute .via_type=laser.
pins_ <pm>.out</pm>	The pins file contains information about pins (toeprints) and vias.

File	Description
	Each line contains information about the padstack, net, drill figure, and character added to the legend document. It also includes the location of the pin or via. Pin lines contain component and pin number as well.
	<pre>S!PIN!U0205!9!055C035!TOP!BOTTOM!EC_PRDB6!4925.00! 1050.00!!!4925.00!1050.00! PLATED!A!NULL!75.00!75.00!0.000!CIRCLE!4925.00! 1050.00!90.00!90.00! S!VIA CLASS!!!VIA!TOP!BOTTOM!GND!!!4800.00!- 100.00!4800.00!-100.00! PLATED!!CROSS!50.00!50.00!0.000!CIRCLE!4800.00!- 100.00!54.00!54.00!</pre>
	Based on these lines, the translator can add toeprints to components and add drill holes to the appropriate drill layers.
	This additional information is included:
	• Information on slots — Supports functionality added in V15.2.
	<ul> <li>DRILL_HOLE_POSTOL and DRILL_HOLE_NEGTOL — Maximum and minimum drill tolerance values support drill tolerances added in V.15.2.</li> </ul>
	<ul> <li>DRILL_ARRAY_LOCATION — Supports the Multiple/Plural Drill function added in V14.1.</li> </ul>
	<ul> <li>BACKDRILL_SIZE — If no value exists, the drill padstack definition is the backdrill size.</li> </ul>
	• BACKDRILL_BOTTOM_FROM, BACKDRILL_BOTTOM_LAYER, BACKDRILL_TOP_FROM, BACKDRILL_TOP_LAYER — Start layer number from the bottom or top of the design and the ending layer number from the bottom or top of the design (cut layer). The backdrill span is created from BACKDRILL_TOP_FROM to BACKDRILL_TOP_LAYER or from BACKDRILL_BOTTOM_LAYER to BACKDRILL_BOTTOM_FROM.
	<ul> <li>BACKDRILL_TOP_MAX_DEPTH and BACKDRILL_BOTTOM_MAX_DEPTH         — The maximum allowable drill depth, as stored in the layer         attribute .backdrill_max_depth.</li> </ul>
	• BACKDRILL_TOP_MNCLAYER and BACKDRILL_BOTTOM_MNCLAYER — The index number of the "Must Not Cut" layer, counted from top down starting from 0, regardless of the drill direction. The name of "Must Not Cut" layer is stored in the layer attribute .backdrill_penetrate_stop_layer.
	• BACKDRILL_TOP_MAX_STUB and BACKDRILL_BOTTOM_MAX_STUB — The maximum allowable PTH stub length. Features with this data are assigend attribute .backdrill_max_stub_drill.

File	Description
	<ul> <li>EMBEDDED_LAYER and EMBEDDED_STATUS — The value of EMBEDDED_LAYER is stored in NPI attribute .placement_layer. EMBEDDED_STATUS = BODY_UP (top) or BODY_DOWN (bottom).</li> </ul>
	<ul> <li>DRILL_TOP_NAME!DRILL_BOTTOM_NAME — These fields provide the drill span. If no values exist, the drill span is taken from START_LAYER_NAME!END_LAYER_NAME in the pinsside file.</li> </ul>
	If pins in the pins file refer to a component not found in <i>comps_<pm>.out</pm></i> , the translator performs one of these actions:
	<ul> <li>If an existing package name is found, the value in COMP_PACKAGE in the pins file is used as the package name.</li> </ul>
	• If a package is not found, a bounding box around the pins is regarded as the outline of the package. The value in COMP_PACKAGE in the pins file is used as the package name.
	• If the reference in the pins file has no package, the pins are ignored.
	The NET_SHORT field contains intentional short data for pins and vias. The value is a colon (:) separated list of shorted nets.
	If a pin or via location is also a test point location, the TEST_POINT field contains a value of TOP or BOTTOM to reference the documentation layer on which the test point shape is placed. The blank field indicates that the location is not a test point.
	The PROBE_FIGURE field defines the test point shape as TRIANGLE, SQUARE, HEXAGON X, HEXAGON Y, OCTAGON, DIAMOND, OBLONG X, OBLONG Y, or RECTANGLE. If the value is "RECTANGE" or contains "X" or "Y", the fields GHAPHIC_DATA_3 and GHAPHIC_DATA_4 contain the width and height of the shape. Otherwise, the upper boundary for drawing the shape is determined by adding half of the smaller in width or height (GHAPHIC_DATA_3 and GHAPHIC_DATA_4) to the Y location (GHAPHIC_DATA_2).
pinsside_ <pm>.out</pm>	The pinsside file is used to establish the side on which the component is placed. This is the syntax of a line of the file:
	A!CLASS!REFDES!START_LAYER_NAME!END_LAYER_NAME! SYM_MIRROR!EMBEDDED_STATUS!
	If the component is an embedded component, the component side is taken from the value of EMBEDDED_STATUS. BODY_UP indicates top, and BODY_DOWN indicates bottom.

File	Description
	If all pins are thru-hole, the component side is determined by the values of START_LAYER_NAME and END_LAYER_NAME, and the SYM_MIRROR flag is checked.
	If there is even one SMT pin, the layer on which it is located determines the side.
	If the START_LAYER is not the top or bottom layer, but if it is the top or bottom layer of any zone, the start layer is treated as an outer layer.
props_ <pm>.out</pm>	The properties file contains additional component property information. This file is optional.
	This allows users to read additional component properties directly into ODB++. Users requiring the extraction of additional properties can add them manually to the view file.
regions_ <pm>.out</pm>	The regions file contains information about regions.
tech_ <pm>.out</pm>	The technology file is an ASCII file containing Allegro or APD parameter and constraint data. This file is optional.
	You can use this file to apply a uniform set of design rules and constraints to multiple designs:
	• User Units
	Drawing Parameters
	Layout Cross Section Parameters
	• Spacing Constraints (including clearance rules)
	• Net Type Clearances (to extend the scope of Signal Quality Analysis)
	Physical Constraints
	Electrical Constraints
	User Property Definitions
	From Cadence Allegro version 16.0, tech files are generated in XML format. ODB++ Inside can read either format.
	When the new version of the DFA Spacing Table is used, the technology file stores the spacing requirements for various types of components. This information can be used during assembly analysis. See Cadence Allegro DFA Table
zone_ <pm>.out</pm>	The zone file contains Cadence Allegro zone information.

File	Description
	Contours are taken from the geoms file, from the sub class ZONE_OUTLINE, according to the zone name in the geoms file.
	The translation creates these layers:
	<ul> <li>zone_outline — Document layer of subtype misc that contains the zone data in the form of lines, arcs, and text, as defined in Cadence Allegro.</li> </ul>
	<ul> <li>flex_area — Mask layer of subtype flex_area that contains pattern- filled surfaces representing the zones spanning only copper layers of subtype signal_flex.</li> </ul>
	The signal_flex subtype is assigned automatically if the values of configuration parameter eda_flex_material match the dielectric LAYER_MATERIAL definitions in the layers file.
	<ul> <li>rigid_area — Mask layer of subtype rigid_area that contains solid surfaces representing the zones spanning only copper layers of subtypes other than signal_flex.</li> </ul>

# Information Acquired from Cadence Allegro Data

Several types of Cadence Allegro design information stored in the .*out* files are read into the ODB++Design product model. In addition, you can configure the translation to extract specific data that was not imported automatically from a file stored in the base installation location or at an arbitrary path.

Importing Allegro Geometry Properties	2-37
Importing Allegro Component Properties	2-39
Deriving Component Outline From Specific Subclasses	2-41
Cadence Allegro DFA Table	2-43

# **Importing Allegro Geometry Properties**

You can import geometry properties from the Cadence Allegro design, and store their values in ODB++ user-defined attributes. To do so, you need to create a file that lists the subclasses to extract, and then create a user attribute for each of those subclasses.

### **Prerequisites**

The subclasses associated with the geometry properties that you want to import are stored in the *geoms\_<pm>.out* file. See **Generated Extract Files**.

### Procedure

- 1. Create a file from which to extract the names of the geometry property subclasses:
  - a. In a text editor, create a list of the desired subclasses, specifying each subclass on a separate line.

For example, to import the "Alert" subclass, include this line:

Alert

- b. Do one of the following:
  - Save the list to this file:

\$ALLEGRO\_BRD2ODB/added\_comp\_properties.txt

Where \$ALLEGRO\_BRD2ODB is the directory where the Siemens product integrated with Cadence Allegro is installed, typically:

C:\SiemensEDA\ODB++\_INSIDE\_CADENCE\_ALLEGRO/brd2odb\_<ver>

- Save the list as a text file under the name and in the location of your choice.
- c. If you saved the geometry properties file to an arbitrary path, set the system environment variable ALLEGRO\_GEOM\_PROP\_BRD2ODB with the full path to this file, including the file name: the subclasses listed here will be extracted during translation.

Note

When the environment variable ALLEGRO\_GEOM\_PROP\_BRD2ODB is set with an explicit path to the component properties file, the *\$ALLEGRO\_BRD2ODB/added\_comp\_properties.txt* file is ignored, if it exists.

- 2. Map the specified geometry property subclasses to ODB++ user attributes:
  - a. In a text editor, open the user attributes file:

\$ALLEGRO\_BRD2ODB/fw/lib/misc/userattr

- b. For each subclass listed in the geometry properties file, create a user attribute with the appropriate definitions:
  - The Data Type must make logical sense:
    - Text TEXT
    - True/False BOOLEAN
    - Integer INTEGER
    - Float FLOAT
  - The NAME must be identical to the subclass name, only in lowercase and with an underscore character (\_) as a prefix.

For example, if the subclass name in the geometry file is "Alert," the NAME definition should be "\_alert."

• The ENTITY must be "feature."

The attribute definitions in the following example capture the "Alert" subclass:

```
TEXT {
   NAME=_alert
   PROMPT=Alert
   MIN_LEN=0
   MAX_LEN=100
   ENTITY=feature
   DEF=
   GROUP=Allegro
   OPTIONS=
   DEF_OPT=
}
```

If the attribute definitions are correct for the subclasses specified, a connection is established during translation and the appropriate ODB++ user attributes are assigned to features with the values as defined in Allegro.

## **Importing Allegro Component Properties**

You can import component properties from the Cadence Allegro design as ODB++Design component properties or as user-defined attributes. In each case, you need to create a file that lists the subclasses to be extracted during translation.

### **Prerequisites**

The subclasses associated with the component properties that you want to import are stored in the *geoms\_<pm>.out* file. See **Generated Extract Files**.

### **Procedure**

- 1. Create a file from which to extract the names of the component property subclasses:
  - a. In a text editor, create a list of the desired subclasses, specifying each subclass on a separate line.

For example, to import the "Description" subclass, include this line:

Description

b. Do one of the following:

• Save the list to this file:

\$ALLEGRO\_BRD2ODB/added\_comp\_properties.txt

Where \$ALLEGRO\_BRD2ODB is the directory where the Siemens product integrated with Cadence Allegro is installed, typically:

C:\SiemensEDA\ODB++\_INSIDE\_CADENCE\_ALLEGRO/brd2odb\_<ver>

- Save the list as a text file under the name and in the location of your choice.
- c. If you saved the component properties file to an arbitrary path, set the system environment variable ALLEGRO\_COMP\_PROP\_BRD2ODB with the full path to this file, including the file name: the subclasses listed here will be extracted during translation.

Note

When the environment variable ALLEGRO\_COMP\_PROP\_BRD2ODB is set with an explicit path to the component properties file, the *\$ALLEGRO\_BRD2ODB/added\_comp\_properties.txt* file is ignored, if it exists.

#### Тір

If you want the data in the specified subclasses to be imported to ODB++Design as component properties rather than component attributes, you are done and do not need to continue with the rest of this procedure.

- 2. (Optional) Map the specified component property subclasses to ODB++ user attributes:
  - a. In a text editor, open the user attributes file:

\$ALLEGRO\_BRD2ODB/fw/lib/misc/userattr

- b. For each subclass listed in the component properties file, create a user attribute with the appropriate definitions:
  - The Data Type must make logical sense:
    - Text TEXT
    - True/False BOOLEAN
    - Integer INTEGER
    - Float FLOAT
  - The NAME must be identical to the subclass name, only in lowercase and with an underscore character (\_) as a prefix.

For example, if the subclass name in the geometry file is "Description," the NAME definition should be "\_description."

• The ENTITY must be "component."

The attribute definitions in the following example capture the "Description" subclass:

```
TEXT {
NAME=_description
PROMPT=Description
MIN_LEN=0
MAX_LEN=100
ENTITY=component
```

DEF=
GROUP=Allegro
OPTIONS=
DEF\_OPT=
}

If the attribute definitions are correct for the subclasses specified, a connection is established during translation and the appropriate ODB++ user attributes are assigned to components with the values as defined in Allegro.

# **Deriving Component Outline From Specific Subclasses**

You can import data in specific component subclasses as the component outline. To do so, you need to create a file that lists the subclasses to extract, and then specify those subclasses in the Additional Parameters dialog box during translation.

### **Prerequisites**

To be properly associated with the packages on the board, the component subclasses must be part of the Package Geometry class and must be added at the library level.

### **Procedure**

1. Using a text editor, specify the two subclasses in which the top and bottom component outlines are stored, as defined in Allegro. Put each name on a separate line, for example:

DISPLAY\_TOP DISPLAY\_BOTTOM

- 2. Do one of the following:
  - Save the list to this file:
    - \$ALLEGRO\_ BRD2ODB/added\_comp\_subclasses.txt

Where \$*ALLEGRO\_ BRD2ODB* is the directory where the Siemens product integrated with Cadence Allegro is installed, typically:

C:\SiemensEDA\ODB++\_INSIDE\_CADENCE\_ALLEGRO/brd2odb\_<ver>

- Save the list as a text file under the name and in the location of your choice.
- 3. If in the previous step you saved the component subclasses file to an arbitrary path, set the system environment variable ALLEGRO\_COMP\_SUBCLASSES\_BRD2ODB with the full path to this file, including the file name: the subclasses listed here will be used during translation.

#### Note

When the environment variable ALLEGRO\_COMP\_SUBCLASSES\_BRD2ODB is set with an explicit path to the component subclasses file, the *\$ALLEGRO\_BRD2ODB/added\_comp\_subclasses.txt* file is ignored, if it exists.

#### Results

Running the translation with the additional parameter Component Outline = User Defined and the names of the subclasses in the component subclasses file specified in the User Defined Top and User Defined Bottom fields sets the component outline with the data in those subclasses.

**Examples** 

Fic	ure 2-1: Setting	I Com	ponent Outline t	o DISPLAY	TOP and D	ISPLAY	BOTTOM	(Subclasses)
		,		• • . =				(

<b>*</b> 0	)DB++ Inside		—		×
File	Setting Help				
	Specifying Ad	ditional Parameters			74
0	Outline size(inches):	0.1			
5	Symbol tolerance(mils):	0.2			
0	Component boundary:	User Defined		•	
L	Jser Defined Top :	DISPLAY_TOP			
ι	Jser Defined Bottom :	DISPLAY_BOTTOM			
F	Padflash:	Ignore		•	
	Round Corners:	No		-	

### Cadence Allegro DFA Table

The DFA Table defines the spacing required between various types of components. If the design contains this table, the information is extracted according to the Cadence Allegro version, and then imported into the product model. You can use this information during Valor NPI Assembly analysis when reporting to the component to component (c2c) spacing category.

**DFA Table Versions Prior to 17.4** 

Access: Click **DFA** on the Cadence Allegro toolbar.

DFA Constraints Dialog - Active Design DFA Table: leadFree.dfa \_ 🗆 × Ele Edit S:S E:E S:E E:S DRC mode • On C Off Colum Column Row Column C Batch DFA spreadsheet format: (Side to Side):(End to End):(Side to End):(End to Side) Default 100 Read only Microns • Apply to selected cells CHIP\_0201 CHIP 0402 CHIP 0603 CHIP 0805 CHIP 1206 CHIP\_1210 TANT A TANT B . CHIP\_0201 200:200:200 CHIP 0402 200.200.200 200.200.200 CHIP\_0603 250:250:250 250:250:250 250:250:250 CHIP\_0805 250:250:250 250:250 300:300 450:450:450 250:250:250 250:250 300:300:300 300:300 300:300 CHIP\_1206 CHIP\_1210 250.250.250 250.250 250.250 300.300 300.300 300.300 300.300 300.300 300.300 TANT\_A TANT\_B 250.250.250 250.250.250 300.300.300 300.300 300.300 300.300 300.300 300.300 380.380 380.380 380.380 TANT\_C TANT\_D DFA SMD\_LINDER\_2\_5\_HGT 300.300.300 300.300.300 300.300 300.300 300.300 380.380.380 380.380 380.380 380.380 80.380 80.380 80.80 80.80 80 IO\_HGT symbols package 10 HGT 380.380.380 380.380.380 380.380 380.380 380.380 380.380 380.380 380.380 380.380 380.380 80.380 80.380 80.80 80 380.380.380 380.380.380 380.380 380.380 380.380 380.380 380.380 380.380 380.380 380.380 80.380 80.380 80.80 80 R\_2\_5\_HGT names 10\_HGT 380/380/380 380/380 380/380 380/380 380/380/380 380/380/380 380/380/380 380/380/380 630/630/630 6 HRU\_OVER\_10\_HGT 380.380.380 380.380.380 380.380 380.380 380.380 380.380 380.380 380 380 380 380 380 380 380 380 4630 630 630 Top Bottom Add symbol name to table Add class name to table Table utilities Browse for symbols Show symbol classifications Purge unused symbols Symbol Name: Purge classified symbols Copy top table to bottom OK Cancel Help

Data extracted to: *dfa\_<pm>.out*.

DFA Table Versions Prior to 17.4

Access: In the Worksheet Selector pane, choose **Manufacturing** > **Design for Assembly** > **DFA Constraint Set** > **PkgToPkg Spacing**.

Data extracted to: *tech\_<pm>.out*.

File Edit Objects Column View	1	Audit Tools	Window Help	area 1	i national and					-
🖌 🖗 🛍 📲 🖬 🖌 🎼	<b>4 1</b> 9	76 🌄 📡	, T. Y. Y	¥ + +	🗢 - 🔚 🍕	í 🕰 🖏 🐁	🍑 👉 🔶			
Vorksheet Selector										
🗳 Electrical	DFAP	KGCS_BOTTOM	DFAPKGCS_TOP	+						
4 Physical	Nam	ne		DFAPKGCS_TOP						_
	- 6	Constraint set usa	ge	Specing						
Ly Spacing	1	Package to packa	e spacing	Thru_Over_10	3					
🕼 Same Net Spacing										
L( Assembly										
# Manufacturing	1									
V Design for Fabrication	11									
> I DFF Constraint Set	DFA	A Spread Sheet Fo	rmat: (Side to Side):	(End to End):(Side to						
> Design				S:S	E:E	S	:E	E:S		
Design for Assembly										
V DFA Constraint Set	Def	fault: 25:25:25:2	5	E S	Column R	Column	Row	Column		
III Outline				3 🛎		8				
PkgToPkg Spacing	di li									
Spacing	DF	A Table								
III Pastemask	P	ackage Name	Твор	Thru Over 10 H	Fhru_2_STo10_Hg	t Tant B	Tant A	Ssop	Sot	~
> In Design		Bga	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50 50	50:50:50:50	20:20:20:20	20:20:20:20	8
Design for Test		Brd_Featur	100:100:100:100	100.100.100.100	100.100.100.100	100.100.100.100	100.100.100.100	100:100:100:100	100:100:100	
		Chip_0603	20:20:20:20	50:50:50:50	50:50:50:50	50,50,50,50	50:50:50:50	20:20:20:20	20:20:20:20	
> DFT Constraint Set		Chip_0805	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50:50	50 50 50 50	20:20:20:20	20:20:20:20	
> 🍈 Design		Chip_1206	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50:50	50:50:50:50	20:20:20:20	20:20:20:20	5
		Chip_1210	20 20 20 20	50:50:50:50	50:50:50:50	50.50.50.50	50:50:50:50	20:20:20:20	20:20:20:20	8
		Chip_2010	20:20:20:20	50:50:50	50:50:50:50	50:50:50	50:50:50:50	20:20:20:20	20:20:20:20	2
		Chip_3216	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50	50.50.50.50	20 20 20 20	20:20:20:20	2
		Chip_6032	20:20:20:20	50:50:50	50:50:50	50:50:50	D.C.A.	20:20	20:20:20:20	3
		Chip_7343	20:20:20:20	50:50:50:50	50:50:50	50:50:50	DFA	20:20	20:20:20:20	15
		Connector	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50		0:50:50	50:50:50:50	6
		Dimm	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50:50	symbols		20:20:20:20	5
		Led	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50:50		20:20	20:20:20:20	12
		Ploc	20:20:20:20	50:50:50:50	50:50:50:50	50:50:50		2020/20/20	20:20:20:20	2
pack	age	QIp	20.20.20.20	50.50.50.50	50:50:50:50	50:50:50:50	50:50:50:50	20:20:20:20	20.20.20.20	1.
19 M M		Qeop Smt-misc	20 20 20 20 20	50:50:50:50	50:50:50:50	50:50 50 50	50:50:50:50	20:20:20:20 20:20:20:20	20 20 20 20 20	12
••••••	es	Smt-miac Soic	20 20 20 20 20	50:50:50:50	50:50:50:50	50.50.50.50	50:50:50:50	20:20:20:20	20 20 20 20 20	63
nam		Soj	20 20 20 20 20	50:50:50:50	50:50:50:50	50:50:50:50	50:50:50:50	20.20.20.20	20/20/20/20	
••••••		Sot	20/20/20/20	50 50 50 50	50.50.50.50	50:50:50:50	50.50.50.50	20 20 20 20 20	20:20:20:20	
••••••		Ssop	20:20:20:20	50:50:50:50	50.50 50 50	50:50:50:50	50.50.50.50	20:20:20:20		
••••••			50 50 50 50	50:50:50:50	50 50 50 50	50:50:50:50	50:50:50:50			¥
••••••		Tant A		12.15	/				>	
••••••										-
••••••			REAL CONTRACT		· · · · ·					
••••••				л./						
••••••		4								
••••••	Sym	4	Show symbol o	lassifications	Purge classified symb	ols Purge unused	symbols			
••••••	Sym	nbol names:	Show symbol c	assifications	Purge classified symb	ols Purge unused	symbols			

Information on using the DFA table is provided in the documentation for Valor NPI Assembly Analysis.

### **Related Topics**

# **Supported Features**

These features are included in the translator.

Unconnected Pad Suppression2-4	46
Class and Subclass Source Information2-4	48
Backdrill Depth, Stub Length, and Must Not Cut Layer 2-4	49
Component Placement Logic2-	50
Mask Layers Associated With Inner Copper Layers2-	52
Padstack Types and Usage2-	54
Test Point Shapes2-	55
Intentional Shorts2-	56
Components Excluded From BOM2-	57
DFA Boundaries	58
Partial ODB++ Design Output	59
Flex Subtypes	60
Boundary Elements	61
Backdrill Size	
Dielectric Layer Subtypes	63
Bend Areas2-0	
Skipping Extraction of Net Impedance Average2-0	65
Package Height Properties	66
CLASS_CONSTRAINT_REGION2-7	73
Translating Back-Drill Information	74
Mirrored Padstacks	75
COMPONENT KEEPOUT Class	76

### **Unconnected Pad Suppression**

You can manage the suppression of unconnected pads based on the data in the generated extract files, following either Cadence Allegro guidelines (default) or ODB++ guidelines. This is controlled by the additional parameters: "Suppress Unconnected Pads," "Fully isolated pads," "Don't suppress pads on blind/buried edges," and "Ignore FIXFLAG." The two methods differ in their definitions of unconnected or isolated pads and the layers on which pads are suppressed.

### **Restrictions and Limitations**

A pad cannot be suppressed if it:

- Resides on an outer layer.
- Resides on a negative layer.
- Is associated with an embedded component.

### **Criteria for Pad Suppression**

For a pad to be suppressed in ODB++, these conditions must be met:


• In the Additional Parameters dialog box, Suppress Unconnected Pads = Yes.

The default value of this parameter is defined in configuration parameter eda\_cadence\_suppress.

• The requirements for full isolation are met per the Cadence Allegro or ODB++ guidelines, according to the setting of the additional parameter "Fully isolated pads".

Guidelines	Cadence Allegro (default)	ODB++		
Setting	Cleared	Selected		
Definition of unconnected/ isolated pads	A single pad touching no other feature on the layer, two pads touching or intersecting, a pad transversed (but not through its center) by a trace that does not intersect the drill or pin centers, or a pad touching a surface without its center inside the surface.	A single pad touching no other feature on the layer. Fully isolated		

Table 2-6: Additional Parameter "Fully isolated pads"



• If the pad is located on the top/bottom of a drill, it is handled according to the setting of the additional parameter "Don't suppress pads on blind/buried edges", per the Cadence Allegro or ODB++ guidelines.

Guidelines	Cadence Allegro (default)	ODB++
Setting	Cleared	Selected
Effect	All pads other than those on the top and bottom layers of the board are suppressed. TH blind buried	All pads other than those on the top and bottom of a drill are suppressed.

Table 2-7: Additional Parameter "Don't suppress pads on blind/buried edges"

- FIXFLAG in the pads extract file is defined as optional or is ignored:
  - FIXFLAG = o (optional).
  - FIXFLAG = f (fixed), but the additional parameter "Ignore FIXFLAG" is selected.

#### Тір

To translate according to customized guidelines, you can select one or the other of the options. For example, you can use the ODB++ definition of unconnected/isolated pads by selecting "Fully isolated pads", but suppress pads on blind and buried layers, or vice versa.

### **Related Topics**

Generated Extract Files Specifying Additional Parameters Pages

### **Class and Subclass Source Information**

The Cadence Allegro origin of graphic elements is now stored in the ODB++ system attributes .class\_source and .eda\_layers.

.class\_source

ODB++ entity: Feature

Description: The class and subclass used to create the feature. For example, the value VIA CLASS:TOP signifies that the graphic element originates from the TOP subclass within the VIA CLASS class.

.eda\_layers

ODB++ entity: Layer

Description: The list of EDA classes and subclasses that were used to create the layer. The list is formatted as quoted name-value pairs separated by an ampersand (&). Each name-value pair indicates the class as the name and the subclass as the value. For example, the value "VIA CLASS:TOP"&"PIN:TOP"&"ET CH:TOP"&"BOARD GEOMETRY:OUTLINE" signifies that the generated ODB++ layer includes graphic elements from the TOP subclass within the VIA CLASS, PIN, AND ETCH classes and the OUTLINE subclass under the BOARD GEOMETRY class.


# Backdrill Depth, Stub Length, and Must Not Cut Layer

Backdrill data is read in from the *pins\_<pm>.out* file and the associated attributes are added to the design.


### **Component Placement Logic**

The PLACEMENT\_LAYER field has been added to the *comps\_<pm>.out* file, with the value specifying the name of the copper layer on which the component should be placed.


For each value in the REFDES field, the translator uses the data in the SYM\_MIRROR, PLACEMENT\_LAYER, and EMBEDDED\_STATUS fields to determine the layer on which a component should be mounted and the orientation of the package relative to the placement layer. If the REFDES field is empty, the value is generated automatically.




• SYM\_MIRROR = NO and PLACEMENT\_LAYER is undefined — The component is placed on the outer copper layer on the top side of the design.




• SYM\_MIRROR = YES and PLACEMENT\_LAYER is undefined — The component is placed mirrored on the outer copper layer on the bottom side of the design.




• SYM\_MIRROR = NO and PLACEMENT\_LAYER is defined — The component is placed on the top side of the PLACEMENT\_LAYER.



• SYM\_MIRROR = YES and PLACEMENT\_LAYER is defined — The component is placed on the bottom side of the PLACEMENT LAYER.



• SYM\_MIRROR = GEOMETRY and PLACEMENT\_LAYER is defined — The component is placed on the inner copper layer specified in PLACEMENT\_LAYER, in the orientation specified in the EMBEDDED\_STATUS field as BODY\_UP or BODY\_DOWN so that the package is located on the top or bottom side of the placement layer, respectively.



### Mask Layers Associated With Inner Copper Layers

The Type, Context, and Reference parameters of the solder mask, solder paste, and silk screen layers associated with inner copper layers are now set in a post-process function, based on the definitions in the films file.

In the resulting ODB++Design matrix, these layers are grouped by type and positioned above or below the copper layers, according to the side of their associated components. The order of layers in a group reflects the order of their reference copper layers.

4	Matrix:										
Fi	le	Ed	it	Vie	ew Help						
				=	Layers	Туре	Subtype	Context	Polarity	Reference	
Ι	T				10000000010	components		board	Positive		
				•	sst	silk_screen		board	Positive	top	
Π				•	inner_2_silkscreen	silk_screen		board	Positive	isl2	
				•	spt	solder_paste		board	Positive	top	
				•	smt	solder_mask		board	Positive	top	
	]		Τ	•	top	signal		board	Positive		
				•	dielectric_0	dielectric		board	Positive		
	Ŧ	Î	ţ	٠	isl2	signal		board	Positive		
				•	dielectric_1	dielectric		board	Positive		
				٠	bottom	signal		board	Positive		
				٠	inner_2_soldermask	solder_mask		board	Positive	isl2	
				•	smb	solder_mask		board	Positive	bottom	
				•	inner_2_solderpaste	solder_paste		board	Positive	isl2	
				•	spb	solder_paste		board	Positive	bottom	
				•	ssb	silk_screen		board	Positive	bottom	
				•	outline+1	rout		board	Positive		
					Janananang	components		board	Positive		
				٠	d_isl2_isl2	drill		board	Positive		
				•	drill	drill		board	Positive		
4	1	-	-	-	and the second s	State of Street, or other	and spinster,	VI N	and the second second	in the second	

Figure 2-2: ODB++Design Matrix With Inner Solder Paste, Silk Screen, and Solder Mask Layers

Inner solder mask and solder paste layers connected to components on both sides are placed on the top side of the board.

The side of the inner silk screen layers for which no component reference exists is determined by the Mirrored flag in the EDA data.

# Padstack Types and Usage

Hole type and padstack usage data is read in from the *padstacks\_<pm>.out* file and the associated attributes are added to the design.

### **Test Point Shapes**

The translator now places test point shapes on dedicated top and bottom documentation layers that have the same name as in Cadence Allegro.

The location and graphical representation of a test point shape are read into the TEST\_POINT and PROBE\_FIGURE fields of the *pins\_<pm>.out* file.

### **Intentional Shorts**

The translator now reads in intentional shorts data from Cadence. Known shorts are not reported as violations in Valor NPI Netlist Analyzer.

Shorted nets information is extracted to the NET\_SHORT field of the *pins\_<pm>.out* and *geoms\_<pm>.out* files, where the former provides the values for pins and vias, and the latter for SMD pads. During translation, these values are used to define the intentional short instances in the *<step\_name>/eda/shortf* file.

### **Components Excluded From BOM**

The translator supports components marked as "BOM ignored" in Cadence Allegro.

Components with BOM\_IGNORE data are assigned the following attributes during translation:

- Not Populated per BOM (.no\_pop) Designates the component as being not populated for the current version of the BOM.
- **Ignore Graphically/Output** (.comp\_ignore) Designates the component as to be ignored when calculating statistics, or during certain operations, such as analysis.

See "comps\_<pm>.out" file Generated Extract Files.

### **DFA Boundaries**

The translator supports the DFA\_BOUND\_TOP and DFA\_BOUND\_BOTTOM sub-classes for the PART GEOMETRY class.

You can configure the translation to derive the component outline from the respective fields of the components file by setting the "Component Outline" parameter as described in **Specifying Additional Parameters Pages**.

### Partial ODB++ Design Output

The translator supports partial ODB++ output.

ODB++ Inside for Cadence Allegro now supports partial output based on a layer groups list. See **Specifying Partial Export Parameters Page**.

# **Flex Subtypes**

The translator supports flex subtypes.

Copper layers below and above the dielectric layer whose LAYER\_MATERIAL definition in the *layers\_<pm>.out* file matches one of the flexible dielectric material names listed for the configuration parameter eda\_flex\_material are assigned the appropriate flex subtypes. See "Subtypes to Support Flex/ Rigid Flex Manufacturing" in *Getting Started With ODB++Design*.

### **Boundary Elements**

The translator reads in boundary elements to a documentation layer.

Boundary elements are surface areas used to create copper etch automatically within Allegro. If configuration parameter eda\_cadence\_add\_boundary\_layer = yes, a documentation layer is created for each record with in the *geoms\_<pm>.out* file with CLASS = BOUNDARY, using this naming convention: *boundary\_<layer\_name>*.

# **Backdrill Size**

The translator supports backdrill size.

Backdrill size is read from the corresponding field in the *pins\_<pm>.out* file. If this field does not exist, the drill padstack definition is the backdrill size. See **Generated Extract Files**.

### **Dielectric Layer Subtypes**

The translator supports Layer Subtypes for prepreg and core dielectric layers.

Layer Subtype for dielectric layers is read from the LAYER\_FUNCTION field of the *layers\_<pm>out* file:

- LAYER\_FUNCTION = DIELECTRIC\_CORE Layer Subtype = core
- LAYER\_FUNCTION = DIELECTRIC\_PREPEG Layer Subtype = prepreg
- LAYER\_FUNCTION **#** DIELECTRIC\_CORE, DIELECTRIC\_PREPEG No Layer Subtype is provided

### **Bend Areas**

The translator supports bend areas.

If the Cadence Allegro design contains bend areas, this information is stored in the ODB++ product model in a layer named bend\_area. This is a positive board layer of type mask and subtype bend\_area. Bend area information is used in rigid flex analysis.

### **Skipping Extraction of Net Impedance Average**

During export from Allegro, the attribute NET\_IMPEDANCE\_AVERAGE is calculated for each net.

The *valor\_ext.il* import script prompts for permission to skip this time consuming calculation, if the information is not required. As a result, extraction time is reduced.

# Package Height Properties

Cadence Allegro properties package\_height\_min and package\_height\_max are interpreted to match their meaning in Cadence Allegro.

The usage of each of the properties depends on whether the other property is defined.

• **package\_height\_max** — The height of the component.

This is stored in the ODB++ component attribute .comp\_height (Height).

The property package\_height\_max is not considered when package\_height\_min is specified.

If package\_height\_min is not specified, package\_height\_max is used to indicate whether all components or no components can be placed in the area, regardless of their height:


- **package\_height\_max = 0** Any components can be placed in this area.
- **package\_height\_max0** No components can be placed in this area.
- package\_height\_min The amount of space under the component. This is the lower limit of the height of the keepout area. If this value is specified for a keepout area, only components with height less than this value can be placed in this area.

If a component is defined in Allegro as having a value for property package\_height\_min or if there are areas of the component with values for package\_height\_min, this information is stored with the product model, and can be used during component analysis.


A layer (height\_top) is created in ODB++ to store height information for areas where there is space underneath components. In this layer, the maximum height of components that can be placed in a particular area is defined in the ODB++ feature attribute .drc\_max\_height (Maximum Height for Component). This attribute is set to the value of package\_height\_min for components, or for areas of components, where package\_height\_min is specified.

### Example of a Component With Multiple Areas

In the example, RefDes J8B1 is a component with three areas defined.




These are the areas as defined in Cadence Allegro:




- The main part of the component (Area B in the example) is resting on the board, so it has no value for package\_height\_min.
- At the two ends of the component (Area A and Area C in the example), there is a space of height 230 mil underneath. A component that is placed under an end area of this component is not reported as an error if its height is less than 230 mil.


Example of Keepout Areas Based on Package Height Properties

In the example, several areas are defined.



These are the areas as defined in Cadence Allegro:





The example shows these areas:

Area	package_heig ht_min	package_heig ht_max	Components Allowed	Description
Х	not specified	0	all	package_height_max = 0
Y	492 mil	not specified	height < 492 mil	
Z	433 mil	600 mil	height < 433 mil	package_height_max is not considered when package_height_min is specified.

Area	package_heig ht_min	package_heig ht_max	Components Allowed	Description
К	not specified	3 mil	none	package_height_max > 0
Р	not specified	not specified	none	Neither property is specified.

# CLASS\_CONSTRAINT\_REGION

ODB++ Inside for Cadence Allegro supports class type CLASS\_CONSTRAINT\_REGION that was added to Cadence Allegro version 16.

### **Translating Back-Drill Information**

If the Cadence Allegro design contains back-drill information, new drill layers are created, for each drill span, to include this information.

Recent versions of Cadence Allegro implement back-drilling via the net property BACKDRILL\_MAX\_PTH\_STUB, with the value denoting the maximum depth of the back-drill.

During translation, backdrills are added for pins/via holes and to existing drills. The span cannot be from top to bottom but must start or end with the top/bottom. A new layer is added for each backdrill span.

### **Mirrored Padstacks**

If a via is mirrored, or if a pin is used for a component on the bottom of the board, padstack information is taken from the mirrored layer.

## **COMPONENT KEEPOUT Class**

The COMPONENT KEEPOUT class works like the PACKAGE KEEPOUT class.